

BUL42D

High Speed, High Gain Bipolar NPN Transistor Integrating an Antisaturation Network and a Transient Voltage Suppression Capability

The BUL42D is a state-of-the-art bipolar transistor. Tight dynamic characteristics and lot to lot minimum spread make it ideally suitable for light ballast applications.

Main Features:

- Free Wheeling Diode Built In
- Flat DC Current Gain
- Fast Switching Times and Tight Distribution
- "Six Sigma" Process Providing Tight and Reproducible Parameter Spreads

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Sustaining Voltage	V_{CEO}	400	Vdc
Collector-Base Breakdown Voltage	V_{CBO}	700	Vdc
Collector-Emitter Breakdown Voltage	V_{CES}	700	Vdc
Emitter-Base Voltage	V_{EBO}	9	Vdc
Collector Current – Continuous	I_C	4.0	Adc
– Peak (Note 1)	I_{CM}	8.0	
Base Current – Continuous	I_B	1.0	Adc
– Peak (Note 1)	I_{BM}	2.0	
*Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	75	Watt
*Derate above 25°C		0.6	W/ $^\circ\text{C}$
Operating and Storage Temperature	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

TYPICAL GAIN

Typical Gain @ $I_C = 1\text{ A}, V_{CE} = 2\text{ V}$	h_{FE}	13	–
Typical Gain @ $I_C = 0.3\text{ A}, V_{CE} = 1\text{ V}$	h_{FE}	16	–

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance – Junction-to-Case	$R_{\theta JC}$	1.66	$^\circ\text{C/W}$
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 seconds	T_L	260	$^\circ\text{C}$



1. Pulse Test: Pulse Width = 5.0 ms, Duty Cycle = 10%



ON Semiconductor®


<http://onsemi.com>

4 AMPERES
700 VOLTS, 75 WATTS
POWER TRANSISTOR



TO-220
CASE 221A
STYLE 1

MARKING DIAGRAM



Y = Year
WW = Work Week

ORDERING INFORMATION

Device	Package	Shipping
BUL42D	TO-220	50 Units/Rail

BUL42D

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage ($I_C = 100\text{ mA}$, $L = 25\text{ mH}$)	$V_{CEO(sus)}$	400	430	–	Vdc
Collector-Base Breakdown Voltage ($I_{CBO} = 1\text{ mA}$)	V_{CBO}	700	780	–	Vdc
Emitter-Base Breakdown Voltage ($I_{EBO} = 1\text{ mA}$)	V_{EBO}	9.0	12	–	Vdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEO}$, $I_B = 0$)	I_{CEO}	– –	– –	100 200	μAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CES}$, $V_{EB} = 0$)	I_{CES}	– –	– –	10 200	μAdc
Emitter-Cutoff Current ($V_{EB} = 9\text{ Vdc}$, $I_C = 0$)	I_{EBO}	–	–	100	μAdc

ON CHARACTERISTICS

Base-Emitter Saturation Voltage ($I_C = 1\text{ Adc}$, $I_B = 0.2\text{ Adc}$)	$V_{BE(sat)}$	–	0.85	1.2	Vdc
Collector-Emitter Saturation Voltage ($I_C = 2\text{ Adc}$, $I_B = 0.5\text{ Adc}$)	$V_{CE(sat)}$	–	0.2	1.0	Vdc
DC Current Gain ($I_C = 1\text{ Adc}$, $V_{CE} = 2\text{ Vdc}$) ($I_C = 2\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$)	h_{FE}	8.0 10	13 12	– –	–

DIODE CHARACTERISTICS

Forward Diode Voltage ($I_{EC} = 1.0\text{ Adc}$)	V_{EC}	–	0.9	1.5	V
--	----------	---	-----	-----	---

SWITCHING CHARACTERISTICS: Resistive Load (D.C. $\leq 10\%$, Pulse Width = $40\text{ }\mu\text{s}$)

Turn-Off Time ($I_C = 1.2\text{ Adc}$, $I_{B1} = 0.4\text{ A}$, $I_{B2} = 0.1\text{ A}$, $V_{CC} = 300\text{ V}$)	T_{off}	4.6	–	6.55	μs
Fall Time ($I_C = 2.5\text{ Adc}$, $I_{B1} = I_{B2} = 0.5\text{ A}$, $V_{CC} = 150\text{ V}$, $V_{BE} = -2\text{ V}$)	T_f	–	–	0.8	μs

DYNAMIC SATURATION VOLTAGE

Dynamic Saturation Voltage: Determined $1\text{ }\mu\text{s}$ and $3\text{ }\mu\text{s}$ respectively after rising I_{B1} reaches 90% of final I_{B1}	$I_C = 400\text{ mA}$ $I_{B1} = 40\text{ mA}$ $V_{CC} = 300\text{ V}$	@ $1\text{ }\mu\text{s}$	@ $T_C = 25^\circ\text{C}$ @ $T_C = 125^\circ\text{C}$	$V_{CE(dsat)}$	– –	2.8 3.2	– –	V
		@ $3\text{ }\mu\text{s}$	@ $T_C = 25^\circ\text{C}$ @ $T_C = 125^\circ\text{C}$		– –	0.75 1.3	– –	
	$I_C = 1\text{ A}$ $I_{B1} = 200\text{ mA}$ $V_{CC} = 300\text{ V}$	@ $1\text{ }\mu\text{s}$	@ $T_C = 25^\circ\text{C}$ @ $T_C = 125^\circ\text{C}$		– –	2.1 4.7	– –	
		@ $3\text{ }\mu\text{s}$	@ $T_C = 25^\circ\text{C}$ @ $T_C = 125^\circ\text{C}$		– –	0.35 0.6	– –	

TYPICAL STATIC CHARACTERISTICS




Figure 1. DC Current Gain @ $V_{CE} = 1 \text{ V}$




Figure 2. DC Current Gain @ $V_{CE} = 5 \text{ V}$




Figure 3. Collector Saturation Region




Figure 4. Collector-Emitter Saturation Voltage




Figure 5. Collector-Emitter Saturation Voltage




Figure 6. Collector-Emitter Saturation Voltage

TYPICAL STATIC CHARACTERISTICS




Figure 7. Base-Emitter Saturation Region




Figure 8. Base-Emitter Saturation Region




Figure 9. Base-Emitter Saturation Region




Figure 10. Forward Diode Voltage

TYPICAL SWITCHING CHARACTERISTICS









Figure 11. Capacitance

Figure 12. $BV_{CER} = f(R_{BE})$ Figure 13. Resistive Switching, t_{on} Figure 14. Resistive Switching, t_{off} Figure 15. Inductive Storage Time,
 t_{si} @ $h_{FE} = 5$ Figure 16. Inductive Storage Time,
 t_{si} @ $h_{FE} = 10$

TYPICAL SWITCHING CHARACTERISTICS




Figure 17. Inductive Fall and Cross Over Time, t_{fi} and t_c @ $h_{FE} = 5$




Figure 18. Inductive Fall Time, t_{fi} @ $h_{FE} = 10$




Figure 19. Inductive Cross Over Time, t_c @ $h_{FE} = 10$




Figure 20. Inductive Storage Time, t_{si}




Figure 21. Inductive Fall Time, t_f




Figure 22. Inductive Cross Over Time, t_c

TYPICAL SWITCHING CHARACTERISTICS




Figure 23. Inductive Storage Time, t_{si}




Figure 24. Forward Recovery Time, t_{fr}




Figure 25. Dynamic Saturation Voltage Measurements




Figure 26. Inductive Switching Measurements

TYPICAL SWITCHING CHARACTERISTICS

Table 1. Inductive Load Switching Drive Circuit





Figure 27. t_{fr} Measurement

BUL42D

MAXIMUM RATINGS




Figure 28. Forward Bias Safe Operating Area




Figure 29. Reverse Bias Safe Operating Area




Figure 30. Power Derating

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 28 is based on $T_C = 25^\circ\text{C}$; $T_{j(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C > 25^\circ\text{C}$. Second Breakdown limitations do not derate like thermal limitations. Allowable current at the voltages shown on

Figure 28 may be found at any case temperature by using the appropriate curve on Figure 30.

$T_{j(pk)}$ may be calculated from the data in Figure 31. At any case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. For inductive loads, high voltage and current must be sustained simultaneously during turn-off with the base to emitter junction reverse biased. The safe level is specified as reverse biased safe operating area (Figure 29). This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.





Figure 31. Thermal Response

BUL42D

PACKAGE DIMENSIONS

TO-220
CASE 221A-09
ISSUE AA



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.570	0.620	14.48	15.75
B	0.380	0.405	9.66	10.28
C	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
E	0.142	0.147	3.61	3.73
F	0.095	0.105	2.42	2.66
G	0.110	0.155	2.80	3.93
H	0.018	0.025	0.46	0.64
J	0.500	0.562	12.70	14.27
K	0.045	0.060	1.15	1.52
L	0.190	0.210	4.83	5.33
M	0.100	0.120	2.54	3.04
N	0.080	0.110	2.04	2.79
O	0.045	0.055	1.15	1.39
P	0.235	0.255	5.97	6.47
Q	0.000	0.050	0.00	1.27
R	0.045	---	1.15	---
S	---	0.080	---	2.04

STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com

ON Semiconductor Website: <http://onsemi.com>

For additional information, please contact your local Sales Representative.