

N84C163

Supervisory Circuits with EEPROM Serial 16-Kb I²C Precision Reset Controller and Watchdog Timer (16K)

Description

The N84C163 is a complete memory and supervisory solution for microcontroller-based systems. A serial EEPROM memory (16K) with hardware memory write protection, a system power supervisor with brown out protection and a watchdog timer are integrated together in low power CMOS technology. Memory interface is via an I²C bus.

The 1.6-second watchdog circuit returns a system to a known good state if a software or hardware glitch halts or “hangs” the system. The N84C163 watchdog monitors the WDI input pin.

The power supply monitor and reset circuit protects memory and system controllers during power up/down and against brownout conditions. Five reset threshold voltages support 5 V, 3.3 V and 3 V systems. If power supply voltages are out of tolerance reset signals become active, preventing the system microcontroller, ASIC or peripherals from operating. Reset signals become inactive typically 200 ms after the supply voltage exceeds the reset threshold level. With both active high and low reset signals, interface to microcontrollers and other ICs is simple. In addition, a reset pin can be used as a debounced input for pushbutton manual reset capability.

The N84C163 memory features a 16-byte page. In addition, hardware data protection is provided by a write protect pin WP and by a V_{CC} sense circuit that prevents writes to memory whenever V_{CC} falls below the reset threshold or until V_{CC} reaches the reset threshold during power up.

This device is available in a green SOIC-8 package.


Features

- Watchdog Timer Input (WDI)
- 400 kHz I²C Bus Compatible
- 2.7 V to 6.0 V Operation
- Low Power CMOS Technology
- 16-Byte Page Write Buffer
- Built-in Inadvertent Write Protection
 - ♦ V_{CC} Lock Out
 - ♦ Write Protection Pin, WP
- Active High or Low Reset
 - ♦ Precision Power Supply Voltage Monitor
 - ♦ 5 V, 3.3 V and 3 V Systems
 - ♦ Five Threshold Voltage Options
- 1,000,000 Program/Erase Cycles
- Manual Reset



ON Semiconductor®


www.onsemi.com



SOIC-8
CASE 751BD

PIN CONFIGURATION

SOIC 8 Lead



PIN FUNCTIONS

Pin Name	Function
WDI	Watchdog Timer Input
RESET	Active Low Reset I/O
WP	Write Protect
GND	Ground
SDA	Serial Data/Address
SCL	Clock Input
RESET	Active High Reset I/O
V _{CC}	Power Supply

ORDERING INFORMATION

For Ordering Information details, see page 10.


- 100 Year Data Retention
- 8-Pin SOIC Package
- Commercial and Industrial Temperature Ranges
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

N84C163

Table 1. RESET THRESHOLD OPTION

Part Dash Number	Minimum Threshold	Maximum Threshold
-45	4.50	4.75
-42	4.25	4.50
-30	3.00	3.15
-28	2.85	3.00
-25	2.55	2.70

BLOCK DIAGRAM



SPECIFICATIONS

Table 2. ABSOLUTE MAXIMUM RATINGS

Parameters	Ratings	Units
Temperature Under Bias	–55 to +125	°C
Storage Temperature	–65 to +150	°C
Voltage on any Pin with Respect to Ground (Note 1)	–2.0 to $V_{CC} + 2.0$	V
V_{CC} with Respect to Ground	–2.0 to 7.0	V
Package Power Dissipation Capability ($T_A = 25^{\circ}\text{C}$)	1.0	W
Lead Soldering Temperature (10 seconds)	300	°C
Output Short Circuit Current (Note 2)	100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The minimum DC input voltage is –0.5 V. During transitions, inputs may undershoot to –2.0 V for periods of less than 20 ns. Maximum DC voltage on output pins is $V_{CC} + 0.5$ V, which may overshoot to $V_{CC} + 2.0$ V for periods of less than 20 ns.
2. Output shorted for no more than one second. No more than one output shorted at a time.

Table 3. RELIABILITY CHARACTERISTICS

Symbol	Parameter	Reference Test Method	Min	Max	Units
N_{END} (Note 3)	Endurance	MIL–STD–883, Test Method 1033	1,000,000		Cycles/Byte
T_{DR} (Note 3)	Data Retention	MIL–STD–883, Test Method 1008	100		Years
V_{ZAP} (Note 3)	ESD Susceptibility	MIL–STD–883, Test Method 3015	2000		Volts
I_{LTH} (Notes 3 & 4)	Latch-Up	JEDEC Standard 17	100		mA

3. This parameter is tested initially and after a design or process change that affects the parameter.
4. Latch-up protection is provided for stresses up to 100 mA on address and data pins from –1 V to $V_{CC} + 1$ V.

Table 4. D.C. OPERATING CHARACTERISTICS

$V_{CC} = 2.7$ V to 6.0 V, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
$I_{CC:R}$	Read Power Supply Current	$f_{SCL} = 400$ kHz			0.5	mA
$I_{CC:W}$	Write Power Supply Current	Write Cycle			1	mA
I_{SB}	Standby Current	$V_{CC} = 3.3$ V			40	μA
		$V_{CC} = 5$ V			50	μA
I_{LI}	Input Leakage Current	$V_{IN} = \text{GND or } V_{CC}$			2	μA
I_{LO}	Output Leakage Current	$V_{IN} = \text{GND or } V_{CC}$			10	μA
V_{IL}	Input Low Voltage		–1		$V_{CC} \times 0.3$	V
V_{IH}	Input High Voltage		$V_{CC} \times 0.7$		$V_{CC} + 0.5$	V
V_{OL1}	Output Low Voltage (SDA)	$I_{OL} = 3$ mA, $V_{CC} = 3.0$ V			0.4	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 5. CAPACITANCE

$T_A = 25^{\circ}\text{C}$, $f = 1.0$ MHz, $V_{CC} = 5$ V

Symbol	Test	Test Conditions	Max	Units
$C_{I/O}$ (Note 3)	Input/Output Capacitance (SDA)	$V_{I/O} = 0$ V	8	pF
C_{IN} (Note 3)	Input Capacitance (SCL)	$V_{IN} = 0$ V	6	pF

Table 6. AC CHARACTERISTICSV_{CC} = 2.7 V to 6.0 V unless otherwise specified. Output Load is TTL Gate and 100 pF.

Symbol	Parameter	V _{CC} = 2.7 V – 6 V		V _{CC} = 4.5 V – 5.5 V		Units
		Min	Max	Min	Max	
F _{SCL}	Clock Frequency		100		400	kHz
T ₁ (Note 1)	Noise Suppression Time Constant at SCL, SDA Inputs		200		200	ns
t _{AA}	SCL Low to SDA Data Out and ACK Out		3.5		1	μs
t _{BUF} (Note 1)	Time the Bus must be Free Before a New Transmission Can Start	4.7		1.2		μs
t _{HD; STA}	Start Condition Hold Time	4		0.6		μs
t _{LOW}	Clock Low Period	4.7		1.2		μs
t _{HIGH}	Clock High Period	4		0.6		μs
t _{SU; STA}	Start Condition Setup Time (for a Repeated Start Condition)	4.7		0.6		μs
t _{HD; DAT}	Data in Hold Time	0		0		ns
t _{SU; DAT}	Data in Setup Time	50		50		ns
t _R (Note 1)	SDA and SCL Rise Time		1		0.3	μs
t _F (Note 1)	SDA and SCL Fall Time		300		300	ns
t _{SU; STO}	Stop Condition Setup Time	4		0.6		μs
t _{DH}	Data Out Hold Time	100		100		ns

1. This parameter is tested initially and after a design or process change that affects the parameter.

Table 7. POWER-UP TIMING (Notes 1 and 2)

Symbol	Parameter	Min	Typ	Max	Units
t _{PUR}	Power-up to Read Operation			1	ms
t _{PUW}	Power-up to Write Operation			1	ms

2. t_{PUR} and t_{PUW} are the delays required from the time V_{CC} is stable until the specific operation can be initiated.**Table 8. WRITE CYCLE LIMITS**

Symbol	Parameter	Min	Typ	Max	Units
t _{WR}	Write Cycle Time			10	ms

* The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address.

Table 9. RESET CIRCUIT CHARACTERISTICS

Symbol	Parameter	Min	Typ	Max	Units
t _{GLITCH}	Glitch Reject Pulse Width			100	ns
V _{RT}	Reset Threshold Hysteresis	15			mV
V _{OLRS}	Reset Output Low Voltage (I _{OLRS} = 1 mA)			0.4	V
V _{OHRS}	Reset Output High Voltage	V _{CC} – 0.75			V
V _{TH}	Reset Threshold (V _{CC} = 5 V), (N84C163–45)	4.50		4.75	V
	Reset Threshold (V _{CC} = 5 V), (N84C163–42)	4.25		4.50	
	Reset Threshold (V _{CC} = 3.3 V), (N84C163–30)	3.00		3.15	
	Reset Threshold (V _{CC} = 3.3 V), (N84C163–28)	2.85		3.00	
	Reset Threshold (V _{CC} = 3 V), (N84C163–25)	2.55		2.70	
t _{PURST}	Power-Up Reset Timeout	130		270	ms
t _{WP}	Watchdog Period		1.6		s
t _{RPD}	V _{TH} to RESET Output Delay			5	μs
V _{RVALID}	RESET Output Valid	1			V

PIN DESCRIPTION

WDI: WATCHDOG INPUT

If there is no transition on the WDI for more than 1.6 seconds, the watchdog timer times out.

WP: WRITE PROTECT

If the pin is tied to V_{CC} the entire memory array becomes Write Protected (READ only). When the pin is tied to GND or left floating normal read/write operations are allowed to the device.

RESET/RESET: RESET I/O

These are open drain pins and can be used as reset trigger inputs. By forcing a reset condition on the pins the device

will initiate and maintain a reset condition. The RESET pin must be connected through a pulldown resistor, and the RESET pin must be connected through a pull-up resistor.

SDA: SERIAL DATA ADDRESS

The bidirectional serial data/address pin is used to transfer all data into and out of the device. The SDA pin is an open drain output and can be wire-ORed with other open drain or open collector outputs.

SCL: Serial Clock

Serial clock input.

DEVICE OPERATION

Reset Controller Description

The N84C163 precision RESET controller ensures correct system operation during brownout and power up/down conditions. It is configured with open drain RESET outputs. During power-up, the RESET outputs remain active until V_{CC} reaches the V_{TH} threshold and will continue driving the outputs for approximately 200 ms (t_{PURST}) after reaching V_{TH} . After the t_{PURST} timeout interval, the device will cease to drive the reset outputs. At this point the reset outputs will be pulled up or down by their respective pull up/down resistors. During power-down, the RESET outputs will be active when V_{CC} falls below V_{TH} . The RESET outputs will be valid so long as V_{CC} is > 1.0 V (V_{RVALID}).

The RESET pins are I/Os; therefore, the N84C163 can act as a signal conditioning circuit for an externally applied manual reset. The inputs are edge triggered; that is, the

RESET input in the N84C163 will initiate a reset timeout after detecting a low to high transition and the RESET input in the N84C163 will initiate a reset timeout after detecting a high to low transition.

Watchdog Timer

The Watchdog Timer provides an independent protection for microcontrollers. During a system failure, the N84C163 will respond with a reset signal after a time-out interval of 1.6 seconds for a lack of activity. The N84C163 is designed with the Watchdog Timer feature on the WDI input. If the microcontroller does not toggle the WDI input pin within 1.6 seconds, the Watchdog Timer times out. This will generate a reset condition on reset outputs. The Watchdog Timer is cleared by any transition on WDI.

As long as the reset signal is asserted, the Watchdog Timer will not count and will stay cleared.




Figure 1. RESET Output Timing

Hardware Data Protection

The N84C163 is designed with the following hardware data protection features to provide a high degree of data integrity.

1. The N84C163 features a WP pin. When the WP pin is tied high the entire memory array becomes write protected (read only).
2. The V_{CC} sense provides write protection when V_{CC} falls below the reset threshold value (V_{TH}). The V_{CC} lock out inhibits writes to the serial EEPROM whenever V_{CC} falls below (power

down) V_{TH} or until V_{CC} reaches the reset threshold (power up) V_{TH} . Any attempt to access the internal EEPROM is not recognized and an ACK will not be sent on the SDA line when RESET or $\overline{\text{RESET}}$ is active.

Reset Threshold Voltage

The N84C163 is offered with five reset threshold voltage ranges. They are $4.50 \div 4.75$ V, $4.25 \div 4.50$ V, $3.00 \div 3.15$ V, $2.85 \div 3.00$ V and $2.55 \div 2.70$ V.




Figure 2. Bus Timing




Figure 3. Write Cycle Timing




Figure 4. Start/Stop Timing

FUNCTIONAL DESCRIPTION

The N84C163 supports the I²C Bus data transmission protocol. This Inter-Integrated Circuit Bus protocol defines any device that sends data to the bus to be a transmitter and any device receiving data to be a receiver. The transfer is controlled by the Master device which generates the serial clock and all START and STOP conditions for bus access. Both the Master device and Slave device can operate as either transmitter or receiver, but the Master device controls which mode is activated.

I²C Bus Protocol

The features of the I²C bus protocol are defined as follows:

1. Data transfer may be initiated only when the bus is not busy.
2. During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition.

START Condition

The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of SDA when SCL is HIGH. The N84C163 monitors the SDA and SCL lines and will not respond until this condition is met.

STOP Condition

A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.

Device Addressing

The Master begins a transmission by sending a START condition. The Master sends the address of the particular slave device it is requesting. The four most significant bits of the 8-bit slave address are fixed as 1010.

The next three bits (Figure 6) define memory addressing. For the N84C163 the three bits define higher order bits.

The last bit of the slave address specifies whether a Read or Write operation is to be performed. When this bit is set to 1, a Read operation is selected, and when set to 0, a Write operation is selected.

After the Master sends a START condition and the slave address byte, the N84C163 monitors the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address. The N84C163 then performs a Read or Write operation depending on the R/W bit.





Figure 5. Acknowledge Timing



Note: a8, a9 and a10 correspond to the address of the memory array address word.

Figure 6. Slave Address Bits

Acknowledge

After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data.

The N84C163 responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it

responds with an acknowledge after receiving each 8-bit byte.

When the N84C163 begins a READ mode it transmits 8 bits of data, releases the SDA line and monitors the line for an acknowledge. Once it receives this acknowledge, the N84C163 will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition.

WRITE OPERATIONS

Byte Write

In the Byte Write mode, the Master device sends the START condition and the slave address information (with the $\overline{R/\overline{W}}$ bit set to zero) to the Slave device. After the Slave generates an acknowledge, the Master sends a 8-bit address that is to be written into the address pointers of the N84C163. After receiving another acknowledge from the Slave, the Master device transmits the data to be written into the addressed memory location. The N84C163 acknowledges once more and the Master generates the STOP condition. At this time, the device begins an internal programming cycle to non-volatile memory. While the cycle is in progress, the device will not respond to any request from the Master device.

Page Write

The N84C163 writes up to 16 bytes of data in a single write cycle, using the Page Write operation. The page write operation is initiated in the same manner as the byte write operation, however instead of terminating after the initial byte is transmitted, the Master is allowed to send up to 15 additional bytes. After each byte has been transmitted, the N84C163 will respond with an acknowledge and internally increment the lower order address bits by one. The high order bits remain unchanged.

If the Master transmits more than 16 bytes before sending the STOP condition, the address counter 'wraps around,' and previously transmitted data will be overwritten.

When all 16 bytes are received, and the STOP condition has been sent by the Master, the internal programming cycle begins. At this point, all received data is written to the N84C163 in a single write cycle.




Figure 7. Byte Write Timing




Figure 8. Page Write Timing

Acknowledge Polling

Disabling of the inputs can be used to take advantage of the typical write cycle time. Once the stop condition is issued to indicate the end of the host's write operation, the N84C163 initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start

condition followed by the slave address for a write operation. If the N84C163 is still busy with the write operation, no ACK will be returned. If a write operation has completed, an ACK will be returned and the host can then proceed with the next read or write operation.

WRITE PROTECTION

The Write Protection feature allows the user to protect against inadvertent memory array programming. If the WP pin is tied to V_{CC} , the entire memory array is protected and becomes read only. The N84C163 will accept both slave and

byte addresses, but the memory location accessed is protected from programming by the device's failure to send an acknowledge after the first byte of data is received.

READ OPERATIONS

The READ operation for the N84C163 is initiated in the same manner as the write operation with one exception, that $R/\overline{W}$ bit is set to one. Three different READ operations are possible: Immediate/Current Address READ, Selective/Random READ and Sequential READ.

Immediate/Current Address Read

The N84C163's address counter contains the address of the last byte accessed, incremented by one. In other words,

if the last READ or WRITE access was to address N, the READ immediately following would access data from address N+1. If N = E (where E = 2047 for the N84C163) then the counter will 'wrap around' to address 0 and continue to clock out data. After the N84C163 receives its slave address information (with the $R/\overline{W}$ bit set to one), it issues an acknowledge, then transmits the 8-bit byte requested. The master device does not send an acknowledge, but will generate a STOP condition.




Figure 9. Immediate Address Read Timing

Selective/Random Read

Selective/Random READ operations allow the Master device to select at random any memory location for a READ operation. The Master device first performs a 'dummy' write operation by sending the START condition, slave address and byte addresses of the location it wishes to read. After the N84C163 acknowledges, the Master device sends the START condition and the slave address again, this time with the $R/\overline{W}$ bit set to one. The N84C163 then responds with its acknowledge and sends the 8-bit byte requested. The master device does not send an acknowledge but will generate a STOP condition.

Sequential Read

The Sequential READ operation can be initiated by either the Immediate Address READ or Selective READ operations. After the N84C163 sends the initial 8-bit byte requested, the Master will respond with an acknowledge which tells the device it requires more data. The N84C163 will continue to output an 8-bit byte for each acknowledge, thus sending the STOP condition.

The data being transmitted from the N84C163 is outputted sequentially with data from address N followed by data from address N+1. The READ operation address counter increments all of the N84C163 address bits so that the entire

memory array can be read during one operation. If more than E (where E=2047 for the N84C163) bytes are read out, the counter will 'wrap around' and continue to clock out data bytes.

Manual Reset Operation

The N84C163 RESET or $\overline{\text{RESET}}$ pin can also be used as a manual reset input.

Only the "active" edge of the manual reset input is internally sensed. The positive edge is sensed if RESET is used as a manual reset input and the negative edge is sensed if $\overline{\text{RESET}}$ is used as a manual reset input.

An internal counter starts a 200 ms count. During this time, the complementary reset output will be kept in the active state. If the manual reset input is forced active for more than 200 ms, the complementary reset output will switch back to the non active state after the 200 ms expired, regardless for how long the manual reset input is forced active.

The embedded EEPROM is disabled as long as a reset condition is maintained on any RESET pin. If the external forced RESET/ $\overline{\text{RESET}}$ is longer than internal controlled time-out period, t_{PURST} , the memory will not respond with an acknowledge for any access as long as the manual reset input is active.

N84C163




Figure 10. Selective Read Timing




Figure 11. Sequential Read Timing

ORDERING INFORMATION


Orderable Part Numbers – N84C163 Series (See Notes 1 – 4)			
Device	Reset Threshold Voltage	Package–Pins	Shipping†
N84C163WD45TG	4.50 V – 4.75 V	SOIC–8	3000 Tape & Reel
N84C163WD42TG	4.25 V – 4.50 V		
N84C163WD30TG	3.00 V – 3.15 V		
N84C163WD28TG	2.85 V – 3.00 V		
N84C163WD25TG	2.55 V – 2.70 V		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

1. All packages are RoHS-compliant (Lead-free, Halogen-free).
2. The standard lead finish is NiPdAu.
3. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.
4. TDFN not available in NiPdAu (–G) version.
5. For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at www.onsemi.com


SOIC-8, 150 mils
CASE 751BD
ISSUE O

DATE 19 DEC 2008




TOP VIEW

SYMBOL	MIN	NOM	MAX
A	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
c	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
e	1.27 BSC		
h	0.25		0.50
L	0.40		1.27
θ	0°		8°



SIDE VIEW



END VIEW

Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-012.

DOCUMENT NUMBER:	98AON34272E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-8, 150 MILS	PAGE 1 OF 1

onsemi and **onsemi** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales