

- **Low $r_{DS(on)}$:**
 0.25 Ω Typ (Full H-Bridge)
 0.35 Ω Typ (Triple Half H-Bridge)
- **Pulsed Current:**
 6 A Per Channel (Full H-Bridge)
 4 A Per Channel (Triple Half H-Bridge)
- **Matched Sense Transistor for Class A-B Linear Operation**
- **Fast Commutation Speed**

description


The TPIC1505 is a monolithic power array that consists of ten electrically isolated N-channel enhancement-mode power DMOS transistors, four of which are configured as a full H-bridge and six as a triple half H-bridge. The lower stage of the full H-bridge features an integrated sense FET to allow biasing of the bridge in class A-B operation.

The TPIC1505 is offered in a 24-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature range of -40°C to 125°C .

**DW PACKAGE
(TOP VIEW)**

OUTPUT1	1	24	GATE3A
GATE2C	2	23	GATE1A
GATE1B	3	22	GATE4A
GATE3B	4	21	V _{DD1}
GND	5	20	V _{DD3}
OUTPUT3	6	19	OUTPUT4
SOURCE	7	18	V _{DD3}
OUTPUT5	8	17	GATE5A
GND	9	16	V _{DD2}
GATE4B	10	15	GATE2A
GATE2B	11	14	SENSE
GATE5B	12	13	OUTPUT2

schematic



- NOTES:
- A. Pins 5 and 9 must be externally connected.
 - B. Pins 18 and 20 must be externally connected.
 - C. No output may be taken greater than 0.5 V below GND.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

TPIC1505

QUAD AND HEX POWER DMOS ARRAY

SLIS058 – JUNE 1996

absolute maximum ratings, $T_C = 25^\circ\text{C}$ (unless otherwise noted)[†]

Supply-to-GND voltage	20 V
Source-to-GND voltage (Q3A, Q4A, Q5A)	20 V
Output-to-GND voltage	20 V
Sense-to-GND voltage	20 V
Gate-to-source voltage range, V_{GS} (Q1A, Q1B, Q2A, Q2B, Q3A, Q3B, Q4A, Q4B, Q5A, Q5B)	–0.5 V to 20 V
Gate-to-source voltage, V_{GS} (Q2C)	–0.7 V to 6 V
Continuous gate-to-source zener-diode current (Q2C)	± 10 mA
Pulsed gate-to-source zener-diode current (Q2C)	± 50 mA
Continuous drain current, each output (Q1A, Q1B, Q2A, Q2B)	1.5 A
Continuous drain current, each output (Q3A, Q3B, Q4A, Q4B, Q5A, Q5B)	1 A
Continuous drain current (Q2C)	5 mA
Continuous source-to-drain diode current (Q1A, Q1B, Q2A, Q2B)	1.5 A
Continuous source-to-drain diode current (Q3A, Q3B, Q4A, Q4B, Q5A, Q5B)	1 A
Continuous source-to-drain diode current (Q2C)	5 mA
Pulsed drain current, each output, $I_{\max}$ (Q1A, Q1B, Q2A, Q2B) (see Note 1 and Figure 24)	6 A
Pulsed drain current, each output, $I_{\max}$ (Q3A, Q3B, Q4A, Q4B, Q5A, Q5B) (see Note 1 and Figure 25)	4 A
Pulsed drain current, $I_{\max}$ (Q2C) (see Note 1)	20 mA
Continuous total power dissipation, $T_C = 70^\circ\text{C}$ (see Note 2 and Figures 24 and 25)	2.86 W
Operating virtual junction temperature range, T_J	–40°C to 150°C
Operating case temperature range, T_C	–40°C to 125°C
Storage temperature range, T_{Stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Pulse duration = 10 ms, duty cycle = 2%
2. Package is mounted in intimate contact with infinite heat sink.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

electrical characteristics, Q1A, Q1B, Q2A, Q2B, $T_C = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(BR)DSX}$	Drain-to-source breakdown voltage	$I_D = 250\ \mu\text{A}$, $V_{GS} = 0$	20			V
$V_{GS(th)}$	Gate-to-source threshold voltage	$I_D = 1\ \text{mA}$, $V_{DS} = V_{GS}$, See Figure 5	1.5	1.9	2.2	V
$V_{GS(th)match}$	Gate-to-source threshold voltage matching	$I_D = 1\ \text{mA}$, $V_{DS} = V_{GS}$			40	mV
$V_{(BR)}$	Reverse drain-to-GND breakdown voltage	Drain-to-GND current = $250\ \mu\text{A}$ (D1, D2)	20			V
$V_{(BR)GS}$	Gate-to-source breakdown voltage, Q2C	$I_{GS} = 100\ \mu\text{A}$	6			V
$V_{(BR)SG}$	Source-to-gate breakdown voltage, Q2C	$I_{SG} = 100\ \mu\text{A}$	0.5			V
$V_{(DS)on}$	Drain-to-source on-state voltage	$I_D = 1.5\ \text{A}$, $V_{GS} = 10\ \text{V}$, See Notes 3 and 4		0.38	0.45	V
V_F	Forward on-state voltage, GND-to- V_{DD1} , GND-to- V_{DD2}	$I_D = 1.5\ \text{A}$ (D1, D2), See Notes 3 and 4		1.5		V
$V_{F(SD)}$	Forward on-state voltage, source-to-drain	$I_S = 1.5\ \text{A}$, $V_{GS} = 0$, See Notes 3 and 4 and Figure 19		1	1.2	V
I_{DSS}	Zero-gate-voltage drain current	$V_{DS} = 16\ \text{V}$, $V_{GS} = 0$, $T_C = 25^\circ\text{C}$		0.05	1	μA
		$T_C = 125^\circ\text{C}$		0.5	10	
I_{GSSF}	Forward gate current, drain short-circuited to source	$V_{GS} = 16\ \text{V}$, $V_{DS} = 0$		10	100	nA
I_{lkg}	Leakage current, V_{DD1} -to-GND, V_{DD2} -to-GND, gate shorted to source	$V_{DGND} = 16\ \text{V}$, $T_C = 25^\circ\text{C}$		0.05	1	μA
		$T_C = 125^\circ\text{C}$		0.5	10	
$r_{DS(on)}$	Static drain-to-source on-state resistance	$V_{GS} = 10\ \text{V}$, $I_D = 1.5\ \text{A}$, See Notes 3 and 4 and Figure 9, $T_C = 25^\circ\text{C}$		0.25	0.3	Ω
		$T_C = 125^\circ\text{C}$		0.4	0.48	
g_{fs}	Forward transconductance	$V_{DS} = 14\ \text{V}$, $I_D = 0.75\ \text{A}$, See Notes 3 and 4	0.7	1.1		S
C_{iss}	Short-circuit input capacitance, common source	$V_{DS} = 14\ \text{V}$, $V_{GS} = 0$, $f = 1\ \text{MHz}$, See Figure 17		100		pF
C_{oss}	Short-circuit output capacitance, common source			75		
C_{rss}	Short-circuit reverse transfer capacitance, common source			60		
α_S	Sense-FET drain current ratio	$V_{DS} = 6\ \text{V}$, $I_{D(Q2C)} = 40\ \mu\text{A}$	100	150	200	

NOTES: 3. Technique should limit $T_J - T_C$ to 10°C maximum.

4. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

source-to-drain diode characteristics, Q1A, Q2A, $T_C = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{rr}	Reverse-recovery time	$I_S = 750\ \text{mA}$, $V_{GS} = 0$, $V_{DS} = 14\ \text{V}$, $di/dt = 100\ \text{A}/\mu\text{s}$, See Figures 1 and 23		18		ns
Q_{RR}	Total diode charge			15		nC

TPIC1505

QUAD AND HEX POWER DMOS ARRAY

SLIS058 – JUNE 1996

resistive-load switching characteristics, Q1A, Q1B, Q2A, Q2B, $T_C = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{d(on)}$ Turn-on delay time	$V_{DD} = 14\text{ V}$, $R_L = 18.7\ \Omega$, $t_{en} = 10\text{ ns}$, $t_{dis} = 10\text{ ns}$, See Figure 3		11		ns
$t_{d(off)}$ Turn-off delay time			16		
t_r Rise time			3		
t_f Fall time			4		
Q_g Total gate charge	$V_{DS} = 14\text{ V}$, $I_D = 750\text{ mA}$, $V_{GS} = 10\text{ V}$, See Figure 4		2	2.5	nC
$Q_{gs(th)}$ Threshold gate-to-source charge			0.35	0.4	
Q_{gd} Gate-to-drain charge			0.5	0.6	
$L_{(drain)}$ Internal drain inductance			7		nH
$L_{(source)}$ Internal source inductance			7		
$r_{(gate)}$ Internal gate resistance			10		Ω

electrical characteristics, Q3A, Q3B, Q4A, Q4B, Q5A, Q5B, $T_C = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(BR)DSX}$ Drain-to-source breakdown voltage	$I_D = 250\ \mu\text{A}$, $V_{GS} = 0$	20			V
$V_{GS(th)}$ Gate-to-source threshold voltage	$I_D = 1\text{ mA}$, See Figure 6	1.5	1.9	2.2	V
$V_{GS(th)match}$ Gate-to-source threshold voltage matching	$I_D = 1\text{ mA}$, $V_{DS} = V_{GS}$			40	mV
$V_{(BR)}$ Reverse drain-to-GND breakdown voltage	Drain-to-GND current = $250\ \mu\text{A}$ (D3)	20			V
$V_{(DS)on}$ Drain-to-source on-state voltage	$I_D = 1\text{ A}$, $V_{GS} = 10\text{ V}$, See Notes 3 and 4		0.35	0.48	V
V_F Forward on-state voltage, GND-to- V_{DD3}	$I_D = 1\text{ A}$ (D3), $I_D = 1\text{ A}$ (D3), See Notes 3 and 4		1.5		V
$V_{F(SD)}$ Forward on-state voltage, source-to-drain	$I_S = 1\text{ A}$, $V_{GS} = 0$, See Notes 3 and 4 and Figure 20		0.9	1.2	V
I_{DSS} Zero-gate-voltage drain current	$V_{DS} = 16\text{ V}$, $V_{GS} = 0$	$T_C = 25^\circ\text{C}$	0.05	1	μA
		$T_C = 125^\circ\text{C}$	0.5	10	
I_{GSSF} Forward gate current, drain short-circuited to source	$V_{GS} = 16\text{ V}$, $V_{DS} = 0$		10	100	nA
I_{lkg} Leakage current, V_{DD3} -to-GND, gate shorted to source	$V_{DGND} = 16\text{ V}$	$T_C = 25^\circ\text{C}$	0.05	1	μA
		$T_C = 125^\circ\text{C}$	0.5	10	
$r_{DS(on)}$ Static drain-to-source on-state resistance	$V_{GS} = 10\text{ V}$, $I_D = 1\text{ A}$, See Notes 3 and 4 and Figure 10	$T_C = 25^\circ\text{C}$	0.35	0.48	Ω
		$T_C = 125^\circ\text{C}$	0.55	0.75	
g_{fs} Forward transconductance	$V_{DS} = 14\text{ V}$, $I_D = 500\text{ mA}$, See Notes 3 and 4	0.4	0.72		S
C_{iss} Short-circuit input capacitance, common source	$V_{DS} = 14\text{ V}$, $f = 1\text{ MHz}$, $V_{GS} = 0$, See Figure 18		70		pF
C_{oss} Short-circuit output capacitance, common source			85		
C_{rss} Short-circuit reverse transfer capacitance, common source			50		

NOTES: 3: Technique should limit $T_J - T_C$ to 10°C maximum.

4: These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

source-to-drain diode characteristics, Q3A, Q4A, Q5A, $T_C = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{rr} Reverse-recovery time	$I_S = 500\text{ mA}$, $V_{DS} = 14\text{ V}$, See Figures 2 and 23		15		ns
Q_{RR} Total diode charge	$V_{GS} = 0$, $di/dt = 100\text{ A}/\mu\text{s}$		10		nC

resistive-load switching characteristics, Q3A, Q3B, Q4A, Q4B, Q5A, Q5B, $T_C = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{d(on)}$ Turn-on delay time	$V_{DD} = 14\text{ V}$, $R_L = 32\ \Omega$, $t_{dis} = 10\text{ ns}$, See Figure 3 $t_{en} = 10\text{ ns}$		11		ns
$t_{d(off)}$ Turn-off delay time			16		
t_r Rise time			3		
t_f Fall time			4		
Q_g Total gate charge	$V_{DS} = 14\text{ V}$, See Figure 4 $I_D = 500\text{ mA}$, $V_{GS} = 10\text{ V}$		1.7	2.1	nC
$Q_{gs(th)}$ Threshold gate-to-source charge			0.35	0.45	
Q_{gd} Gate-to-drain charge			0.4	0.5	
$L_{(drain)}$ Internal drain inductance			7		nH
$L_{(source)}$ Internal source inductance			7		
$r_{(gate)}$ Internal gate resistance			10		Ω

thermal resistance

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$ Junction-to-ambient thermal resistance	See Notes 5 and 8		90		$^\circ\text{C}/\text{W}$
$R_{\theta JB}$ Junction-to-board thermal resistance	See Notes 6 and 8		52		
$R_{\theta JP}$ Junction-to-pin thermal resistance	See Notes 7 and 8		28		


- NOTES:
5. Package is mounted on a FR4 printed-circuit board with no heat sink.
 6. Package is mounted on a 24 in², 4-layer FR4 printed-circuit board.
 7. Package is mounted in intimate contact with infinite heat sink.
 8. All outputs have equal power.

TPIC1505

QUAD AND HEX POWER DMOS ARRAY

SLIS058 – JUNE 1996

PARAMETER MEASUREMENT INFORMATION



$^\dagger I_{RM}$ = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diodes

PARAMETER MEASUREMENT INFORMATION





Figure 2. Reverse-Recovery-Current Waveform of Source-to-Drain Diodes



NOTE A: C_L includes probe and jig capacitance.

Figure 3. Resistive-Switching Test Circuit and Voltage Waveforms

TPIC1505

QUAD AND HEX POWER DMOS ARRAY

SLIS058 – JUNE 1996

PARAMETER MEASUREMENT INFORMATION




Figure 4. Gate-Charge Test Circuit and Voltage Waveform

TYPICAL CHARACTERISTICS




Figure 5




Figure 6

TYPICAL CHARACTERISTICS

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE
vs
JUNCTION TEMPERATURE




Figure 7

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE
vs
JUNCTION TEMPERATURE




Figure 8

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE
vs
DRAIN CURRENT




Figure 9

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE
vs
DRAIN CURRENT




Figure 10

TPIC1505
QUAD AND HEX POWER DMOS ARRAY

SLIS058 – JUNE 1996

TYPICAL CHARACTERISTICS




Figure 11




Figure 12




Figure 13




Figure 14

TYPICAL CHARACTERISTICS




Figure 15




Figure 16




Figure 17




Figure 18

TPIC1505

QUAD AND HEX POWER DMOS ARRAY

SLIS058 – JUNE 1996

TYPICAL CHARACTERISTICS




Figure 19




Figure 20




Figure 21




Figure 22

TYPICAL CHARACTERISTICS




Figure 23

TPIC1505

QUAD AND HEX POWER DMOS ARRAY

SLIS058 – JUNE 1996

THERMAL INFORMATION

MAXIMUM DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




Figure 24

MAXIMUM DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




Figure 25


† Less than 10% duty cycle

‡ Device is mounted on a 24 in², 4 layer FR4 printed-circuit board.

§ Device is mounted in intimate contact with infinite heat sink.

THERMAL INFORMATION

DW PACKAGE[†]
JUNCTION-TO-BOARD THERMAL RESISTANCE
VS
PULSE DURATION



[†] Device is mounted on 24 in², 4-layer FR4 printed circuit board with no heat sink.

NOTE A: $Z_{\theta B}(t) = r(t) R_{\theta JB}$
 t_W = pulse duration
 t_C = cycle time
 d = duty cycle = t_W/t_C

Figure 26

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPIC1505DW	PREVIEW	SOIC	DW	24	25	TBD	Call TI	Call TI
TPIC1505DWR	PREVIEW	SOIC	DW	24	2000	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - Falls within JEDEC MS-013 variation AD.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated