

FEATURES

- Input supply voltage range: 2.15 V to 6.50 V**
- Operates down to 2.00 V**
- Ultralow 240 nA quiescent current with no load**
- Selectable output voltages of 1.2 V to 3.6 V, or 0.8 V to 5.0 V**
- ±1.5% output accuracy over the full temperature range in pulse-width modulation (PWM) mode**
- Selectable hysteresis mode or PWM operation mode**
- Output current**
 - Up to 50 mA in hysteresis mode
 - Up to 500 mA in PWM mode
- VINOK flag to monitor input battery voltage**
- Ultrafast stop switching control**
- 100% duty cycle operation mode**
- 2 MHz switching frequency with optional synchronization input from 1.5 MHz to 2.5 MHz**
- Quick output discharge (QOD) option**
- UVLO, OCP, and TSD protection**
- 10-lead, 3 mm × 3 mm LFCSP package**
- Junction temperature: -40°C to +125°C**

APPLICATIONS

- Energy (gas, water) metering**
- Portable and battery-powered equipment**
- Medical applications**
- Keep-alive power supplies**

GENERAL DESCRIPTION

The ADP5302 is a high efficiency, ultralow quiescent current step-down regulator that draws only 240 nA quiescent current to regulate the output at no load.

The ADP5302 runs from an input voltage of 2.15 V to 6.50 V, allowing the use of multiple alkaline or NiMH cells, Li-Ion cells, or other power sources. The output voltage is selectable from 0.8 V to 5.0 V by an external, dynamic voltage identification (VID) resistor and a factory fuse. The total solution requires only four tiny external components.

The ADP5302 can operate between hysteresis mode and PWM mode via the SYNC/MODE pin. In hysteresis mode, the regulator achieves excellent efficiency at less than 1 mW and provides up to 50 mA of output current. In PWM mode, the regulator produces a lower output ripple and supplies up to 500 mA of output current. The flexible configuration capability during operation of the device enables very efficient power management to meet both long battery life and low system noise requirements.

TYPICAL APPLICATION CIRCUIT




Figure 1.

The ADP5302 integrates an ultralow power comparator with a factory programmable voltage reference to monitor the input battery voltage. The regulator runs at a 2 MHz switching frequency in PWM mode, and the SYNC/MODE pin can be synchronized to an external clock from 1.5 MHz to 2.5 MHz.

The ADP5302 includes an extra STOP pin that can temporarily disable the regulator switching; in this way, a quiet system environment can be achieved to benefit the noise sensitive circuitry, which includes data conversion, RF data transmission, and analog sensors.

Other key features in the ADP5302 include separate enabling, QOD, and safety features, such as overcurrent protection (OCP), thermal shutdown (TSD), and input undervoltage lockout (UVLO).

The ADP5302 is available in a 10-lead, 3 mm × 3 mm LFCSP package rated for the -40°C to +125°C junction temperature range.

TABLE OF CONTENTS

Features	1	Short-Circuit Protection.....	15
Applications.....	1	Soft Start	15
Typical Application Circuit	1	Startup with Precharged Output	15
General Description	1	100% Duty Operation.....	15
Revision History	2	Active Discharge.....	15
Detailed Functional Block Diagram	3	VINOK Function.....	15
Specifications.....	4	STOP Switching.....	16
Absolute Maximum Ratings.....	6	Thermal Shutdown	16
Thermal Resistance	6	Applications Information	17
ESD Caution.....	6	External Component Selection	17
Pin Configuration and Function Descriptions.....	7	Selecting the Inductor.....	17
Typical Performance Characteristics	8	Output Capacitor.....	17
Theory of Operation	14	Input Capacitor.....	18
Buck Regulator Operational Modes.....	14	Efficiency	18
Oscillator and Synchronization	14	Printed Circuit Board Layout Recommendations	19
Adjustable and Fixed Output Voltages	14	Typical Application Circuits	20
Undervoltage Lockout (UVLO)	15	Factory Programmable Options.....	21
Enable/Disable	15	Outline Dimensions	22
Current Limit	15	Ordering Guide	22

REVISION HISTORY

9/2019—Rev. A to Rev. B

Changes to Adjustable and Fixed Output Voltages Section.....	15
Changes to Table 8, Table 9, Table 10, and Table 11	21
Updated Outline Dimensions	22
Changes to Ordering Guide	22

6/2016—Rev. 0 to Rev. A

Changes to Features Section and General Description Section.....	1
Change to SYNC Clock Range Parameter, Table 1	4
Change to Table 4	7
Change to Oscillator and Synchronization Section	14

9/2015—Revision 0: Initial Version

DETAILED FUNCTIONAL BLOCK DIAGRAM




Figure 2. Detailed Functional Block Diagram

SPECIFICATIONS

$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 2.5\text{ V}$, $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$ for minimum and maximum specifications, and $T_A = 25^\circ\text{C}$ for typical specifications, unless otherwise noted.

Table 1.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
INPUT SUPPLY VOLTAGE RANGE	V_{IN}	2.15		6.50	V	
SHUTDOWN CURRENT	$I_{SHUTDOWN}$		18	40	nA	$V_{EN} = 0\text{ V}$, $-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$
			18	130	nA	$V_{EN} = 0\text{ V}$, $-40^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$
QUIESCENT CURRENT						
Operating Quiescent Current in Hysteresis Mode	I_{Q_HYS}		240	360	nA	$-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$
			240	520	nA	$-40^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$
			640	1500	nA	100% duty cycle operation, $V_{IN} = 3.0\text{ V}$, V_{OUT} set to 3.3 V
Operating Quiescent Current in Hysteresis Mode	I_{Q_HYS2}		2.4	3.2	μA	STOP = high; $V_{IN} = 3.6\text{ V}$, $V_{STOP} = 3.6\text{ V}$
Operating Quiescent Current in PWM Mode	I_{Q_PWM}		425	630	μA	
UNDERVOLTAGE LOCKOUT	UVLO					
UVLO Threshold						
Rising	V_{UVLO_RISING}		2.06	2.14	V	
Falling	$V_{UVLO_FALLING}$	1.90	2.00		V	
OSCILLATOR CIRCUIT						
Switching Frequency in PWM Mode	f_{SW}	1.7	2.0	2.3	MHz	
Feedback (FB) Threshold of Frequency Fold	V_{OSC_FOLD}		0.3		V	
SYNCHRONIZATION THRESHOLD ¹						
SYNC Clock Range	$SYNC_{CLOCK}$	1.5		2.5	MHz	
SYNC High Level Threshold	$SYNC_{HIGH}$	1.2			V	
SYNC Low Level Threshold	$SYNC_{LOW}$			0.4	V	
SYNC Duty Cycle Range	$SYNC_{DUTY}$	100		$1/f_{SW} - 150$	ns	
SYNC/MODE Leakage Current	$I_{SYNC_LEAKAGE}$		50	150	nA	$V_{SYNC/MODE} = 3.6\text{ V}$
MODE TRANSITION						
Transition Delay from Hysteresis Mode to PWM Mode	$t_{HYS_TO_PWM}$		20		Clock cycles	SYNC/MODE goes logic high from logic low
EN PIN						
Input Voltage Threshold						
High	V_{IH}	1.2			V	
Low	V_{IL}			0.4	V	
Input Leakage Current	$I_{EN_LEAKAGE}$			25	nA	
STOP SWITCHING						
PWM Switching Stop Delay	$t_{STOP_RISE_DELAY}$		10		ns	STOP goes logic high from logic low
PWM Switching Resume Delay	$t_{STOP_FALL_DELAY}$		20		ns	STOP goes logic low from logic high
FB PIN						
Output Options by VID Resistor	V_{OUT_OPT}	0.8		5.0	V	0.8 V to 5.0 V in various factory options
PWM Mode						
Fixed VID Code Voltage Accuracy	$V_{FB_PWM_FIX}$	-0.6		+0.6	%	$T_J = 25^\circ\text{C}$, output voltage setting via factory fuse
		-1.2		+1.2	%	$-40^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$
Adjustable VID Code Voltage Accuracy	$V_{FB_PWM_ADJ}$	-1.5		+1.5	%	Output voltage setting via the VID resistor

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Hysteresis Mode						
Fixed VID Code Threshold Accuracy from Active Mode to Standby Mode	$V_{FB_HYS_FIX}$	-0.75		+0.75	%	$T_J = 25^{\circ}\text{C}$
		-2.5		+2.5	%	$-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$
Adjustable VID Code Threshold Accuracy from Active Mode to Standby Mode	$V_{FB_HYS_ADJ}$	-3		+3	%	$-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$
Hysteresis of Threshold Accuracy from Active Mode to Standby Mode	$V_{FB_HYS} \text{ (HYS)}$		1		%	
Feedback Bias Current	I_{FB}		66	95	nA	Output Option 0, $V_{OUT} = 2.5 \text{ V}$
			25	45	nA	Output Option 1, $V_{OUT} = 1.3 \text{ V}$
SW PIN						
High-Side Power FET On Resistance	$R_{DS(ON)H}$		386	520	m Ω	Pin to pin measurement
Low-Side Power FET On Resistance	$R_{DS(ON)L}$		299	470	m Ω	Pin to pin measurement
Current-Limit in PWM Mode	I_{LIM_PWM}	800	1000	1200	mA	SYNC/MODE = high
Peak Current in Hysteresis Mode	I_{LIM_HYS}		265		mA	SYNC/MODE = low
Minimum On Time	t_{MIN_ON}		40	70	ns	
VINOK PIN						
VINOK Monitor Threshold Range	$V_{VINOK(RISE)}$	2.05		5.15	V	Factory programmable
VINOK Monitor Accuracy		-1.5		+1.5	%	$T_J = 25^{\circ}\text{C}$
		-3		+3	%	$-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$
VINOK Monitor Threshold Hysteresis	$V_{VINOK(HYS)}$		1.5		%	
VINOK Rising Delay	t_{VINOK_RISE}		190		μs	
VINOK Falling Delay	t_{VINOK_FALL}		130		μs	
Leakage Current for VINOK Pin	$I_{VINOK_LEAKAGE}$		0.1	1	μA	
Output Low Voltage for VINOK Pin	V_{VINOK_LOW}		50	100	mV	$I_{VINOK} = 100 \mu\text{A}$
SOFT START						
Default Soft Start Time	t_{SS}		350		μs	Factory trim, 1 bit (350 μs , 2800 μs)
Start-Up Delay	t_{START_DELAY}		2		ms	Delay from the EN pin being pulled high
C_{OUT} DISCHARGE SWITCH ON RESISTANCE	R_{DIS}		290		Ω	
THERMAL SHUTDOWN						
Threshold	T_{SHDN}		142		$^{\circ}\text{C}$	
Hysteresis	T_{HYS}		127		$^{\circ}\text{C}$	

¹ SYNC refers to the synchronization function of the multifunction SYNC/MODE pin only.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
PVIN to PGND	−0.3 V to +7 V
SW to PGND	−0.3 V to PVIN + 0.3 V
FB to AGND	−0.3 V to +7 V
VID to AGND	−0.3 V to +7 V
EN to AGND	−0.3 V to +7 V
VINOK to AGND	−0.3 V to +7 V
SYNC/MODE to AGND	−0.3 V to +7 V
STOP to AGND	−0.3 V to +7 V
PGND to AGND	−0.3 V to +0.3 V
Storage Temperature Range	−65°C to +150°C
Operational Junction Temperature Range	−40°C to +125°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. θ_{JC} is the thermal resistance from the operating portion of the device to the outside surface of the package (case) closest to the device mounting area.

Table 3. Thermal Resistance

Package Type	θ_{JA}	θ_{JC}	Unit
10-Lead, 3 mm × 3 mm LFCSP	57	0.86	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	EN	Enable Input for the Regulator. A logic low on this pin disables the regulator.
2	STOP	Stop Switching Input Signal. When this pin is logic high, the regulator stops switching. When this pin is logic low, the regulator resumes switching.
3	SYNC/MODE	Synchronization Input Pin (SYNC). To synchronize the switching frequency of the device to an external clock, connect this pin to an external clock with a frequency from 1.5 MHz to 2.5 MHz. PWM or Hysteresis Mode Selection Pin (MODE). When this pin is logic high, the regulator operates in PWM mode. When this pin is logic low, the regulator operates in hysteresis mode.
4	VID	Voltage Configuration Pin. Connect an external resistor (R_{VID}) from this pin to ground to configure the output voltage of the regulator (see Table 5).
5	FB	Feedback Sensing Input for the Regulator.
6	VINOK	Input Power-Good Signal. This open-drain output is the power-good signal for the input voltage.
7	AGND	Analog Ground.
8	PGND	Power Ground.
9	SW	Switching Node Output for the Regulator.
10	PVIN	Power Input for the Regulator.
EPAD	EPAD	Exposed Pad. Solder the exposed pad to a large external copper ground plane underneath the IC for thermal dissipation.

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 2.5\text{ V}$, $L1 = 2.2\text{ }\mu\text{H}$, $C_{IN} = C_{OUT} = 10\text{ }\mu\text{F}$, $f_{SW} = 2\text{ MHz}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 4. Hysteresis Efficiency vs. Load Current, $V_{OUT} = 1.2\text{ V}$




Figure 7. Hysteresis Efficiency vs. Load Current, $V_{OUT} = 1.5\text{ V}$




Figure 5. Hysteresis Efficiency vs. Load Current, $V_{OUT} = 1.8\text{ V}$




Figure 8. Hysteresis Efficiency vs. Load Current, $V_{OUT} = 2.5\text{ V}$




Figure 6. Hysteresis Efficiency vs. Load Current, $V_{OUT} = 3.3\text{ V}$










Figure 9. PWM Efficiency vs. Load Current, $V_{OUT} = 1.2\text{ V}$

Figure 10. PWM Efficiency vs. Load Current, $V_{OUT} = 1.5\text{ V}$ Figure 13. PWM Efficiency vs. Load Current, $V_{OUT} = 1.8\text{ V}$ Figure 11. PWM Efficiency vs. Load Current, $V_{OUT} = 2.5\text{ V}$ Figure 14. PWM Efficiency vs. Load Current, $V_{OUT} = 3.3\text{ V}$ Figure 12. Shutdown Current vs. V_{IN} , $EN = \text{Low}$ Figure 15. Hysteresis Quiescent Current vs. V_{IN} , $SYNC/MODE = \text{Low}$




Figure 16. Feedback Voltage vs. Temperature, PWM Mode




Figure 19. Feedback Voltage vs. Temperature, Hysteresis Mode





Figure 17. High-Side $R_{DS(ON)H}$ vs. V_{IN} Figure 20. Low-Side $R_{DS(ON)L}$ vs. V_{IN} 

Figure 18. Peak Current Limit vs. Temperature

Figure 21. Peak Current Limit vs. V_{IN}




Figure 22. UVLO Threshold, Rising and Falling vs. Temperature






Figure 25. Switching Frequency vs. V_{IN} Figure 23. Steady Waveform of Hysteresis Mode, $I_{LOAD} = 1 \text{ mA}$ Figure 26. Steady Waveform of PWM Mode, $I_{LOAD} = 300 \text{ mA}$ Figure 24. Soft Start, $I_{LOAD} = 300 \text{ mA}$ (I_L is the Inductor Current)

Figure 27. Soft Start with Precharge Function






Figure 28. Load Transient of Hysteresis Mode, I_{LOAD} from 0 mA to 50 mAFigure 31. Load Transient of PWM Mode, I_{LOAD} from 125 mA to 375 mAFigure 29. Line Transient of Hysteresis Mode, $I_{LOAD} = 10 \mu A$, V_{IN} from 2.5 V to 6 VFigure 32. Line Transient of PWM Mode, $I_{LOAD} = 500$ mA, V_{IN} from 2.5 V to 6 V

Figure 30. Input Voltage Ramp-Up and Ramp-Down in Hysteresis Mode




Figure 33. VINOK Function at VINOK Threshold = 3.0 V




Figure 34. Output Short




Figure 37. Output Short Recovery




Figure 35. Synchronized to 2.5 MHz




Figure 38. Quick Output Discharge Function




Figure 36. Hysteresis Mode to PWM Mode with 10 mA Load Current




Figure 39. Stop Switching Function

THEORY OF OPERATION

The ADP5302 is a high efficiency, ultralow quiescent current step-down regulator in a 10-lead LFCSP package, designed to meet demanding performance and board space requirements. The device enables direct connection to a wide input voltage range of 2.15 V to 6.50 V, allowing the use of multiple alkaline/NiMH or Li-Ion cells and other power sources.

BUCK REGULATOR OPERATIONAL MODES

PWM Mode

In PWM mode, the buck regulator in the ADP5302 operates at a fixed frequency set by an internal oscillator. At the start of each oscillator cycle, the high-side MOSFET switch turns on and sends a positive voltage across the inductor. The inductor current increases until the current sense signal exceeds the peak inductor current threshold, which turns off the high-side MOSFET switch. This threshold is set by the error amplifier output. During the high-side MOSFET off time, the inductor current decreases through the low-side MOSFET until the next oscillator clock pulse starts a new cycle.

Hysteresis Mode

In hysteresis mode, the buck regulator in the ADP5302 charges the output voltage slightly higher than its nominal output voltage with PWM pulses by regulating the constant peak inductor current. When the output voltage increases until the output sense signal exceeds the hysteresis upper threshold, the regulator enters standby mode. In standby mode, the high-side and low-side MOSFETs and a majority of the circuitry are disabled to allow a low quiescent current, as well as high efficiency performance.

During standby mode, the output capacitor supplies energy into the load and the output voltage decreases until it falls below the hysteresis comparator lower threshold. The buck regulator wakes up and generates the PWM pulses to charge the output again.

Because the output voltage occasionally enters standby mode and then recovers, the output voltage ripple in hysteresis mode is larger than the ripple in PWM mode.

Mode Selection

The ADP5302 includes the SYNC/MODE pin to allow flexible configuration in hysteresis mode or PWM mode.

When a logic high level is applied to the SYNC/MODE pin, the buck regulator is forced to operate in PWM mode. In PWM mode, the regulator can supply up to 500 mA of output current. The regulator can provide lower output ripple and output noise in PWM mode, which is useful for noise sensitive applications.

When a logic low level is applied to the SYNC/MODE pin, the buck regulator is forced to operate in hysteresis mode. In hysteresis mode, the regulator draws only 240 nA of quiescent current (typical) to regulate the output under zero load, which allows the regulator to act as a keep-alive power supply in a battery-powered system. In hysteresis mode, the regulator supplies up to 50 mA of output current with a relatively large output ripple compared to PWM mode.

The user can alternate between hysteresis mode and PWM mode during operation. The flexible configuration capability during operation of the device enables efficient power management to meet high efficiency and low output ripple requirements when the system switches between active mode and standby mode.

OSCILLATOR AND SYNCHRONIZATION

The ADP5302 operates at a typical 2 MHz switching frequency in PWM operation mode.

The switching frequency of the ADP5302 can be synchronized to an external clock with a frequency range from 1.5 MHz to 2.5 MHz. The ADP5302 automatically detects the presence of an external clock applied to the SYNC/MODE pin, and the switching frequency transitions to the frequency of the external clock. When the external clock signal stops, the device automatically switches back to the internal clock.

ADJUSTABLE AND FIXED OUTPUT VOLTAGES

The ADP5302 provides adjustable output voltage settings by connecting one resistor through the VID pin to AGND. The VID detection circuitry works in the start-up period, and the voltage ID code is sampled and held in the internal register and does not change until the next power recycle. Furthermore, the ADP5302 provides a fixed output voltage programmed via the factory fuse. In this condition, connect the VID pin to the PVIN pin.

For the output voltage settings, the feedback resistor divider is built into the ADP5302, and the feedback pin (FB) must be tied directly to the output. An ultralow power voltage reference and an integrated high impedance feedback divider network contribute to the low quiescent current. Table 5 lists the output voltage options by the VID pin configurations. A 1% accuracy resistor through VID to ground is recommended.

Table 5. Output Voltage (V_{OUT}) Options Using the VID Pin

VID Configuration	V_{OUT}	
	Factory Option 0 (V)	Factory Option 1 (V)
Short to ground	3.0	3.1
Short to PVIN	2.5	1.3
$R_{VID} = 499 \text{ k}\Omega$	3.6	5.0
$R_{VID} = 316 \text{ k}\Omega$	3.3	4.5
$R_{VID} = 226 \text{ k}\Omega$	2.9	4.2
$R_{VID} = 174 \text{ k}\Omega$	2.8	3.9
$R_{VID} = 127 \text{ k}\Omega$	2.7	3.4
$R_{VID} = 97.6 \text{ k}\Omega$	2.6	3.2
$R_{VID} = 76.8 \text{ k}\Omega$	2.4	1.9
$R_{VID} = 56.2 \text{ k}\Omega$	2.3	1.7
$R_{VID} = 43 \text{ k}\Omega$	2.2	1.6
$R_{VID} = 32.4 \text{ k}\Omega$	2.1	1.4
$R_{VID} = 25.5 \text{ k}\Omega$	2.0	1.1
$R_{VID} = 19.6 \text{ k}\Omega$	1.8	1.0
$R_{VID} = 15 \text{ k}\Omega$	1.5	0.9
$R_{VID} = 11.8 \text{ k}\Omega$	1.2	0.8

All individual VID settings are available as internally fixed options. Contact your local Analog Devices, Inc., sales or distribution representative for more information on generating new models.

UNDERVOLTAGE LOCKOUT (UVLO)

The UVLO circuitry monitors the input voltage level on the PVIN pin. If the input voltage falls below 2.00 V (typical), the regulator turns off. After the input voltage rises above 2.06 V (typical), the soft start period initiates, and the regulator is enabled when the EN pin is high.

ENABLE/DISABLE

The ADP5302 includes a separate enable pin. A logic high in the enable pin starts the regulator. Due to the low quiescent current design, it is typical for the regulator to start switching after a delay of few milliseconds from the enable pin (EN) being pulled high.

A logic low on the enable pin immediately disables the regulator and brings the regulator into an extremely low current consumption state.

CURRENT LIMIT

The buck regulators in the ADP5302 have protection circuitry that limits the direction and the amount of current to a certain level that flows through the high-side MOSFET and the low-side MOSFET in cycle by cycle mode. The positive current limit on the high-side MOSFET limits the amount of current that can flow from the input to the output. The negative current limit on the low-side MOSFET prevents the inductor current from reversing direction and flowing out of the load.

SHORT-CIRCUIT PROTECTION

The buck regulators in ADP5302 includes frequency foldback to prevent current runaway on a hard short. When the output voltage at the feedback pin falls below 0.3 V (typical), indicating the possibility of a hard short at the output, the switching frequency in PWM mode is reduced to one-fourth of the internal oscillator frequency. The reduction in the switching frequency allows more time for the inductor to discharge, preventing a runaway of output current.

SOFT START

The ADP5302 has an internal soft start function that ramps up the output voltage in a controlled manner upon startup, thereby limiting the inrush current. This control prevents possible input voltage drops when a battery or a high impedance power source is connected to the input of the device. The typical default soft start time for the regulator is 350 μ s.

A different soft start time (2800 μ s) can be programmed for the ADP5302 via the factory fuse.

STARTUP WITH PRECHARGED OUTPUT

The buck regulators in the ADP5302 include a precharged start-up feature to protect the low-side MOSFET from damage during startup. If the output voltage is precharged before the regulator turns on, the regulator prevents reverse inductor current—which discharges the output capacitor—until the internal soft start reference voltage exceeds the precharged voltage on the feedback pin.

100% DUTY OPERATION

When the input voltage approaches the output voltage, the ADP5302 stops switching and enters 100% duty cycle operation. The device connects the output via the inductor and the internal high-side power switch to the input. When the input voltage is charged again and the required duty cycle falls to 95% (typical), the buck regulator immediately restarts switching and regulation without allowing overshoot on the output voltage. In hysteresis mode, the ADP5302 draws an ultralow quiescent current of only 640 nA (typical) during 100% duty cycle operation.

ACTIVE DISCHARGE

The regulator in the ADP5302 integrates an optional, factory programmable discharge switch from the switching node to ground. This switch turns on when its associated regulator is disabled, which helps discharge the output capacitor quickly. The typical value of the discharge switch is 290 Ω for the regulator.

By default, the discharge function is not enabled. The active discharge function can be enabled by the factory fuse.

VINOK FUNCTION

The ADP5302 includes an open-drain VINOK output that indicates the battery voltage status. The VINOK output becomes active high when the input voltage on the PVIN pin is above the reference threshold. When the input voltage falls below the reference threshold, the VINOK pin goes low. Note that a relatively typical long validation time 130 μ s exists for the status of the VINOK output to change due to the ultralow power comparator design.

Different VINOK thresholds can be factory programmable from 2.05 V to 5.15 V in 50 mV steps. To order a device with options other than the default options, contact your local Analog Devices sales or distribution representative.

STOP SWITCHING

The ADP5302 includes the STOP input pin, allowing the user to temporarily stop the regulator switching in hysteresis mode.

When a logic high level is applied to the STOP pin, the buck regulator is forced to stop the switching immediately. When a logic low level is applied to the STOP pin, the buck regulator resumes the switching. Note that a delay time in tens of nano-seconds exists from when the STOP signal goes high to when the signal fully stops switching.

In some battery-powered systems, the microcontroller unit (MCU) commands the regulator to stop switching via the STOP signal. Then, the regulator relies on the output capacitor to supply the load. In this period, a quiet system environment can be achieved to benefit noise sensitive circuitry, such as data conversion, RF data transmission, and analog sensors. After the noise sensitive circuitry completes its task, the MCU controls the regulator as it resumes the switching regulation mode.

Figure 40 shows the STOP switching functionality in ADP5302.

The STOP signal control is valid only when the regulator is enabled with the EN pin pulled high. Otherwise, the STOP signal is ignored if the EN pin is logic low.




Figure 40. STOP Switching Operation Status

THERMAL SHUTDOWN

If the ADP5302 junction temperature exceeds 142°C, the thermal shutdown circuit turns off the IC except for the internal linear regulator. Extreme junction temperatures may be the result of high current operation, poor circuit board design, or high ambient temperature. A 15°C hysteresis is included so that the ADP5302 does not return to operation after thermal shutdown until the junction temperature falls below 127°C. When the device exits thermal shutdown, a soft start is initiated for each enabled channel.

APPLICATIONS INFORMATION

This section describes the external components selection for the ADP5302. The typical application circuit is shown in Figure 41.




Figure 41. Typical Application Circuit

EXTERNAL COMPONENT SELECTION

The ADP5302 is optimized for operation with a 2.2 μH inductor and 10 μF output capacitors for various output voltages using the closed-loop compensation and adaptive slope compensation circuits. The selection of components depends on the efficiency, the load current transient, and other application requirements. The trade-offs among performance parameters, such as efficiency and transient response, are made by varying the choice of external components.

SELECTING THE INDUCTOR

The high frequency switching of the ADP5302 allows the use of small surface-mount power inductors. The dc resistance (DCR) value of the selected inductor affects efficiency. In addition, it is recommended to select a multilayer inductor rather than a magnetic iron inductor because the high switching frequency increases the core temperature rise and enlarges the core loss.

A minimum requirement of the dc current rating of the inductor is for it to be equal to the maximum load current plus half of the inductor current ripple (ΔI_L), as shown by the following equations:

$$\Delta I_L = V_{OUT} \times \left(\frac{1 - V_{OUT}/V_{IN}}{L \times f_{SW}} \right)$$

$$I_{PK} = I_{LOAD(MAX)} + \left(\frac{\Delta I_L}{2} \right)$$

where I_{PK} is the peak inductor current.

Use the inductor series from different vendors shown in Table 6.

OUTPUT CAPACITOR

Output capacitance is required to minimize the voltage overshoot, the voltage undershoot, and the ripple voltage present on the output. Capacitors with low equivalent series resistance (ESR) values produce the lowest output ripple. Furthermore, use capacitors such as X5R and X7R dielectric capacitors. Do not use Y5V and Z5U capacitors, which are unsuitable choices due to their large capacitance variation over temperature and their dc bias voltage changes. Because ESR is important, select the capacitor using the following equation:

$$ESR_{COUT} \leq \frac{V_{RIPPLE}}{\Delta I_I}$$

where:

ESR_{COUT} is the ESR of the chosen capacitor.

V_{RIPPLE} is the peak-to-peak output voltage ripple.

Increasing the output capacitor value has no effect on stability and may reduce output ripple and enhance load transient response. When choosing the output capacitor value, it is important to account for the loss of capacitance due to output voltage dc bias.

Use the capacitor series from different vendors shown in Table 7.

Table 6. Recommended Inductors

Vendor	Model	Inductance (μH)	Dimensions (mm)	DCR ($\text{m}\Omega$)	I_{SAT}^1 (A)
TDK	MLP2016V2R2MT0S1	2.2	$2.0 \times 1.6 \times 0.85$	280	1.0
Würth	74479889222	2.2	$2.5 \times 2.0 \times 1.2$	250	1.7
Coilcraft	LPS3314-222MR	2.2	$3.3 \times 3.3 \times 1.3$	100	1.5

¹ I_{SAT} is the dc current at which the inductance drops 30% (typical) from its value without current.

Table 7. Input and Output Capacitors

Vendor	Model	Capacitance (μF)	Size
Murata	GRM188D71A106MA73	10	0603
Murata	GRM21BR71A106KE51	10	0805
Murata	GRM31CR71A106KA01	10	1206

INPUT CAPACITOR

An input capacitor is required to reduce the input voltage ripple, input ripple current, and source impedance. Place the input capacitor as close as possible to the PVIN pin. A low ESR X7R or X5R capacitor is highly recommended to minimize the input voltage ripple. Use the following equation to determine the rms input current:

$$I_{RMS} \geq I_{LOAD(MAX)} \sqrt{\frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN}}}$$

For most applications, a 10 μ F capacitor is sufficient. The input capacitor can be increased without any limit for better input voltage filtering.

EFFICIENCY

Efficiency is the ratio of output power to input power. The high efficiency of the ADP5302 has two distinct advantages. First, only a small amount of power is lost in the dc-to-dc converter package, which in turn reduces thermal constraints. Second, the high efficiency delivers the maximum output power for the given input power, thereby extending battery life in portable applications.

Power Switch Conduction Losses

Power switch dc conduction losses are caused by the flow of output current through the high-side P-channel power switch and the low-side N-channel synchronous rectifier, which have internal resistances ($R_{DS(ON)}$) associated with them. The amount of power loss is approximated by

$$P_{SW_COND} = (R_{DS(ON)H} \times D + R_{DS(ON)L} \times (1 - D)) \times I_{OUT}^2$$

$$\text{where } D = \frac{V_{OUT}}{V_{IN}}.$$

The internal resistance of the power switches increases with temperature and with the input voltage decrease.

Inductor Losses

Inductor conduction losses are caused by the flow of current through the inductor, which has an associated internal DCR. Larger inductors have a smaller DCR, which can decrease inductor conduction losses. Inductor core losses relate to the

magnetic permeability of the core material. Because the ADP5302 is a high switching frequency, dc-to-dc regulator, shielded ferrite core material is recommended because of its low core losses and low electromagnetic interference (EMI).

To estimate the total amount of power lost in the inductor (P_L), use the following equation:

$$P_L = DCR \times I_{OUT}^2 + \text{Core Losses}$$

Driver Losses

Driver losses are associated with the current drawn by the driver to turn on and turn off the power devices at the switching frequency. Each time a power device gate is turned on and turned off, the driver transfers a charge from the input supply to the gate, and then from the gate to ground.

Estimate driver losses (P_{DRIVER}) using the following equation:

$$P_{DRIVER} = (C_{GATE_H} + C_{GATE_L}) \times V_{IN}^2 \times f_{SW}$$

where:

C_{GATE_H} is the gate capacitance of the internal high-side switch.

C_{GATE_L} is the gate capacitance of the internal low-side switch.

f_{SW} is the switching frequency in PWM mode.

The typical values for the gate capacitances are 69 pF for C_{GATE_H} and 31 pF for C_{GATE_L} .

Transition Losses

Transition losses occur because the P-channel switch cannot turn on or turn off instantaneously. In the middle of a switch node transition, the power switch provides all of the inductor current. The source to drain voltage of the power switch is half of the input voltage, resulting in power loss. Transition losses increase with both load current and input voltage and occur twice for each switching cycle.

Use the following equation to estimate transition losses (P_{TRAN}):

$$P_{TRAN} = V_{IN}/2 \times I_{OUT} \times (t_R + t_F) \times f_{SW}$$

where:

t_R is the rise time of the SW node.

t_F is the fall time of the SW node.

The typical value for the rise and fall times, t_R and t_F , is 2 ns.

PRINTED CIRCUIT BOARD LAYOUT RECOMMENDATIONS

Figure 42 shows the typical printed circuit board (PCB) layout for the ADP5302.




Figure 42. Typical PCB Layout for the ADP5302

TYPICAL APPLICATION CIRCUITS

The ADP5302 can be used as a keep-alive, ultralow power step-down regulator to extend battery life (see Figure 43) and as a battery-powered equipment or wireless sensor network

controlled by a microcontroller or a processor (see Figure 44). The stop switching function achieves a quiet system environment for noise sensitive applications.




Figure 43. Typical Application Circuit with STOP Switching Functionality




Figure 44. Typical Application Circuit with 2 Alkaline or NiMH Batteries

FACTORY PROGRAMMABLE OPTIONS

To order a device with options other than the default options, contact your local Analog Devices sales or distribution representative.

Table 8. Output Voltage VID Setting Options

Option	Description
Option 0	VID resistor to set the output voltage as follows: 1.2 V, 1.5 V, 1.8 V, 2.0 V, 2.1 V, 2.2 V, 2.3 V, 2.4 V, 2.5 V, 2.6 V, 2.7 V, 2.8 V, 2.9 V, 3.0 V, 3.3 V, 3.6 V, or 3.3 V (ADP5302ACPZ-1-R7 and ADP5302ACPZ-2-R7 default)
Option 1	VID resistor to set the output voltage as follows: 0.8 V, 0.9 V, 1.0 V, 1.1 V, 1.3 V, 1.4 V, 1.6 V, 1.7 V, 1.9 V, 3.1 V, 3.2V, 3.4 V, 3.9 V, 4.2 V, 4.5 V, 5.0 V
Option2	3.9 V fixed output voltage without VID setting (ADP5302ACPZ-3-R7 default)

Table 9. VINOK Monitor Threshold Options

Option	VINOK Monitor Threshold Setting (V)
Option 0	2.05
Option 1	2.10
Option 2	2.15
Option 3	2.20
...	...
Option 20	3.00 (ADP5302ACPZ-1-R7, ADP5302ACPZ-2-R7, and ADP5302ACPZ-3-R7 default)
...	...
Option 62	5.10
Option 63	5.15

Table 10. Output Discharge Functionality Options

Option	Description
Option 0	Output discharge function disabled for the buck regulator (ADP5302ACPZ-2-R7 and ADP5302ACPZ-3-R7 default)
Option 1	Output discharge function enabled for the buck regulator (ADP5302ACPZ-1-R7 default)

Table 11. Soft Start Timer Options

Option	Description
Option 0	350 μ s (ADP5302ACPZ-1-R7, ADP5302ACPZ-2-R7, and ADP5302ACPZ-3-R7 default)
Option 1	2800 μ s

OUTLINE DIMENSIONS




Figure 45. 10-Lead Lead Frame Chip Scale Package [LFCSP]
3 mm × 3 mm Body and 0.75 mm Package Height
(CP-10-9)

Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Marking Code
ADP5302ACPZ-1-R7	−40°C to +125°C	10-Lead LFCSP Package	CP-10-9	LT7
ADP5302ACPZ-2-R7	−40°C to +125°C	10-Lead LFCSP Package	CP-10-9	LT8
ADP5302ACPZ-3-R7	−40°C to +125°C	10-Lead LFCSP Package	CP-10-9	LTD
ADP5302-EVALZ		Evaluation Board		

¹ Z = RoHS Compliant Part.