

20A, 30V, 0.016 Ohm, N-Channel, Logic Level UltraFET Power MOSFETs



These N-Channel power MOSFETs are manufactured using the innovative UltraFET™ process.

This advanced process technology achieves the lowest possible on-resistance per silicon area, resulting in outstanding performance. This device is capable of withstanding high energy in the avalanche mode and the diode exhibits very low reverse recovery time and stored charge. It was designed for use in applications where power efficiency is important, such as switching regulators, switching converters, motor drivers, relay drivers, low-voltage bus switches, and power management in portable and battery-operated products.

Formerly developmental type TA76129.

Ordering Information


PART NUMBER	PACKAGE	BRAND
HUF76129D3	TO-251AA	76129D
HUF76129D3S	TO-252AA	76129D

NOTE: When ordering, use the entire part number. Add the suffix T to obtain the TO-252AA variant in tape and reel, e.g., HUF76129D3ST.

Features


- Logic Level Gate Drive
- 20A, 30V
- *Ultra Low On-Resistance*, $r_{DS(ON)} = 0.016\Omega$
- *Temperature Compensating* PSpice Model
- *Temperature Compensating* SABER Mode
- *Thermal Impedance* SPICE Model
- *Thermal Impedance* SABER Model
- Peak Current vs Pulse Width Curve
- UIS Rating Curve
- Related Literature
 - TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol




Packaging

JEDEC TO-251AA



JEDEC TO-252AA



HUF76129D3, HUF76129D3S

Absolute Maximum Ratings $T_C = 25^{\circ}\text{C}$, Unless Otherwise Specified

		UNITS
Drain to Source Voltage (Note 1)	V_{DSS}	30 V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1)	V_{DGR}	30 V
Gate to Source Voltage	V_{GS}	± 16 V
Drain Current		
Continuous ($T_C = 25^{\circ}\text{C}$, $V_{GS} = 10\text{V}$) (Figure 2)	I_D	20 A
Continuous ($T_C = 100^{\circ}\text{C}$, $V_{GS} = 5\text{V}$)	I_D	20 A
Continuous ($T_C = 100^{\circ}\text{C}$, $V_{GS} = 4.5\text{V}$) (Figure 2)	I_D	20 A
Pulsed Drain Current	I_{DM}	Figure 4
Pulsed Avalanche Rating	E_{AS}	Figures 6, 17, 18
Power Dissipation	P_D	105 W
Derate Above 25°C		.83 W/ $^{\circ}\text{C}$
Operating and Storage Temperature	T_J, T_{STG}	-55 to 150 $^{\circ}\text{C}$
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	T_L	300 $^{\circ}\text{C}$
Package Body for 10s, See Techbrief 334	T_{pkg}	260 $^{\circ}\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}\text{C}$ to 150°C .

Electrical Specifications $T_A = 25^{\circ}\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
OFF STATE SPECIFICATIONS						
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = 250μA, V _{GS} = 0V (Figure 12)	30	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 25V, V _{GS} = 0V	-	-	1	μA
		V _{DS} = 25V, V _{GS} = 0V, T _C = 150°C	-	-	250	μA
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±16V	-	-	±100	nA
ON STATE SPECIFICATIONS						
Gate to Source Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = 250μA (Figure 11)	1	-	3	V
Drain to Source On Resistance	r _{DS(ON)}	I _D = 20A, V _{GS} = 10V (Figure 9, 10)	-	0.014	0.016	Ω
		I _D = 20A, V _{GS} = 5V (Figure 9)	-	0.0175	0.021	Ω
		I _D = 20A, V _{GS} = 4.5V (Figure 9,)	-	0.0195	0.023	Ω
THERMAL SPECIFICATIONS						
Thermal Resistance Junction to Case	R _{θJC}	(Figure 3)	-	-	1.20	°C/W
Thermal Resistance Junction to Ambient	R _{θJA}	TO-251, TO-252	-	-	100	°C/W
SWITCHING SPECIFICATIONS (V _{GS} = 4.5V)						
Turn-On Time	t _{ON}	V _{DD} = 15V, I _D ≅ 20A, R _L = 0.75Ω, V _{GS} = 4.5V, R _{GS} = 10Ω (Figures 15, 21, 22)	-	-	275	ns
Turn-On Delay Time	t _{d(ON)}		-	20	-	ns
Rise Time	t _r		-	165	-	ns
Turn-Off Delay Time	t _{d(OFF)}		-	30	-	ns
Fall Time	t _f		-	54	-	ns
Turn-Off Time	t _{OFF}		-	-	125	ns

Electrical Specifications TA = 25°C, Unless Otherwise Specified (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
SWITCHING SPECIFICATIONS (V _{GS} = 10V)							
Turn-On Time	t _{ON}	V _{DD} = 15V, I _D ≅ 20A, R _L = 0.75Ω, V _{GS} = 10V, R _{GS} = 10Ω (Figures 16, 21, 22)	-	-	80	ns	
Turn-On Delay Time	t _{d(ON)}		-	7	-	ns	
Rise Time	t _r		-	47	-	ns	
Turn-Off Delay Time	t _{d(OFF)}		-	60	-	ns	
Fall Time	t _f		-	54	-	ns	
Turn-Off Time	t _{OFF}		-	-	110	ns	
GATE CHARGE SPECIFICATIONS							
Total Gate Charge	Q _{g(TOT)}	V _{GS} = 0V to 10V	V _{DD} = 15V, I _D ≅ 20A, R _L = 0.75Ω I _{g(REF)} = 1.0mA (Figures 14, 19, 20)	-	38	46	nC
Gate Charge at 5V	Q _{g(5)}	V _{GS} = 0V to 5V		-	22	26	nC
Threshold Gate Charge	Q _{g(TH)}	V _{GS} = 0V to 1V		-	1.4	1.7	nC
CAPACITANCE SPECIFICATIONS							
Input Capacitance	C _{ISS}	V _{DS} = 25V, V _{GS} = 0V, f = 1MHz (Figure 13)	-	1425	-	pF	
Output Capacitance	C _{OSS}		-	720	-	pF	
Reverse Transfer Capacitance	C _{RSS}		-	170	-	pF	

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V _{SD}	I _{SD} = 20A	-	-	1.25	V
Reverse Recovery Time	t _{rr}	I _{SD} = 20A, dI _{SD} /dt = 100A/μs	-	-	72	ns
Reverse Recovered Charge	Q _{RR}	I _{SD} = 20A, dI _{SD} /dt = 100A/μs	-	-	107	nC

Typical Performance Curves




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. PEAK CURRENT CAPABILITY





FIGURE 5. FORWARD BIAS SAFE OPERATING AREA



NOTE: Refer to Harris Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY

Typical Performance Curves (Continued)




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 8. SATURATION CHARACTERISTICS




FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 10. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 11. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 12. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

Typical Performance Curves (Continued)





FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Harris Application Notes 7254 and 7260.

FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT




FIGURE 15. SWITCHING TIME vs GATE RESISTANCE




FIGURE 16. SWITCHING TIME vs GATE RESISTANCE

Test Circuits and Waveforms




FIGURE 17. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 18. UNCLAMPED ENERGY WAVEFORMS

Test Circuits and Waveforms (Continued)




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS




FIGURE 21. SWITCHING TIME TEST CIRCUIT




FIGURE 22. SWITCHING TIME WAVEFORM

PSICE Electrical Model

SUBCKT HUF76129D 2 1 3 ; REV April 1998

CA 12 8 1.95e-9
CB 15 14 1.85e-9
CIN 6 8 1.31e-9

DBODY 7 5 DBODYMOD
DBREAK 5 11 DBREAKMOD
DPLCAP 10 5 DPLCAPMOD

EBREAK 11 7 17 18 32
EDS 14 8 5 8 1
EGS 13 8 6 8 1
ESG 6 10 6 8 1
EVTHRES 6 21 19 8 1
EVTEMP 20 6 18 22 1

IT 8 17 1

LDRAIN 2 5 1e-9
LGATE 1 9 2.20e-9
LSOURCE 3 7 3.03e-9

MMED 16 6 8 8 MMEDMOD
MSTRO 16 6 8 8 MSTROMOD
MWEAK 16 21 8 8 MWEAKMOD

RBREAK 17 18 RBREAKMOD 1
RDRAIN 50 16 RDRAINMOD 1.9e-3
RGATE 9 20 3.6e-1
RLDRAIN 2 5 10
RLGATE 1 9 22
RLSOURCE 3 7 30.3
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
RSOURCE 8 7 RSOURCEMOD 10e-3
RVTHRES 22 8 RVTHRESMOD 1
RVTEMP 18 19 RVTEMPMOD 1

S1A 6 12 13 8 S1AMOD
S1B 13 12 13 8 S1BMOD
S2A 6 15 14 13 S2AMOD
S2B 13 15 14 13 S2BMOD

VBAT 22 19 DC 1


ESLC 51 50 VALUE={{(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*1000),3.5))}}

.MODEL DBODYMOD D (IS = 1.2e-12 IKF = 8 TIKF = 1e-2 RS = 7.7e-3 TRS1 = 3e-4 TRS2 = 1e-6 CJO = 2.23e-9 TT = 35e-9 M = 4e-1 XTI = 4.75)
.MODEL DBREAKMOD D (RS = 9.5e-2 TRS1 = 4e-3 TRS2 = 3e-5 IKF = 1e-1)
.MODEL DPLCAPMOD D (CJO = 1.12e-10 IS = 1e-30 N = 10 M = 6.5e-1 VJ = 1.45)
.MODEL MMEDMOD NMOS (VTO = 1.87 KP = 5.75 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 1)
.MODEL MSTROMOD NMOS (VTO = 2.15 KP = 90 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u)
.MODEL MWEAKMOD NMOS (VTO = 1.49 KP = 2e-2 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 10)
.MODEL RBREAKMOD RES (TC1 = 9.8e-4 TC2 = -1e-10)
.MODEL RDRAINMOD RES (TC1 = 1e-2 TC2 = 1e-5)
.MODEL RSLCMOD RES (TC1 = 1e-6 TC2 = 1.05e-6)
.MODEL RSOURCEMOD RES (TC1 = 2.5e-3 TC2 = 2e-6)
.MODEL RVTHRESMOD RES (TC1 = -1.8e-3 TC2 = -1.1e-5)
.MODEL RVTEMPMOD RES (TC1 = -1.65e-3 TC2 = 1.45e-6)

.MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -10.0 VOFF = -0.50)
.MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -0.50 VOFF = -10.0)
.MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.00 VOFF = 0.50)
.MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.50 VOFF = 0.00)

.ENDS

NOTE: For further discussion of the PSICE model, consult **A New PSICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.



SPICE Thermal Model

REV April 1998

HUF76129D

CTHERM1 th 6 1.10e-5
 CTHERM2 6 5 2.70e-2
 CTHERM3 5 4 3.90e-2
 CTHERM4 4 3 1.00e-2
 CTHERM5 3 2 2.30e-2
 CTHERM6 2 tl 1.80

RTHERM1 th 6 1.00e-4
 RTHERM2 6 5 5.00e-4
 RTHERM3 5 4 2.90e-2
 RTHERM4 4 3 4.80e-1
 RTHERM5 3 2 2.80e-1
 RTHERM6 2 tl 1.00e-1

SABER Thermal Model

Saber thermal model HUF76129D

```
template thermal_model th tl
thermal_c th, tl
{
    ctherm.ctherm1 th c2 = 1.10e-5
    ctherm.ctherm2 c2 c3 = 2.70e-2
    ctherm.ctherm3 c3 c4 = 3.90e-2
    ctherm.ctherm4 c4 c5 = 1.00e-2
    ctherm.ctherm5 c5 c6 = 2.30e-2
    ctherm.ctherm6 c6 tl = 1.80

    rtherm.rtherm1 th c2 = 1.00e-4
    rtherm.rtherm2 c2 c3 = 5.00e-4
    rtherm.rtherm3 c3 c4 = 2.90e-2
    rtherm.rtherm4 c4 c5 = 4.80e-1
    rtherm.rtherm5 c5 c6 = 2.80e-1
    rtherm.rtherm6 c6 tl = 1.00e-1
}
```

