

SN54ABT534, SN74ABT534A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS187F – JANUARY 1991 – REVISED JANUARY 1997

- State-of-the-Art **EPIC-IIB™** BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$
- High-Drive Outputs ($-32\text{-mA } I_{OH}$, $64\text{-mA } I_{OL}$)
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Plastic (N) and Ceramic (J) DIPs, and Ceramic Flat (W) Package

description

These 8-bit flip-flops with 3-state outputs are designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK), the $\bar{Q}$ outputs are set to the complement of the logic levels set up at the data (D) inputs.


A buffered output-enable ($\overline{OE}$) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{OE}$ does not affect the internal operations of the flip-flop. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.


To ensure the high-impedance state during power up or power down, $\overline{OE}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT534 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ABT534A is characterized for operation from -40°C to 85°C .

SN54ABT534 . . . J OR W PACKAGE
SN74ABT534A . . . DB, DW, N, OR PW PACKAGE
(TOP VIEW)



SN54ABT534 . . . FK PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54ABT534, SN74ABT534A

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS


WITH 3-STATE OUTPUTS

SCBS187F – JANUARY 1991 – REVISED JANUARY 1997

FUNCTION TABLE
(each flip-flop)


INPUTS			OUTPUT
$\overline{OE}$	CLK	D	$\overline{Q}$
L	$\uparrow$	H	L
L	$\uparrow$	L	H
L	H or L	X	$\overline{Q_0}$
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O	–0.5 V to 5.5 V
Current into any output in the low state, I_O : SN54ABT534	96 mA
SN74ABT534A	128 mA
Input clamp current, I_{IK} ($V_I < 0$)	–18 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): DB package	115°C/W
DW package	97°C/W
N package	67°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

SN54ABT534, SN74ABT534A

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCBS187F – JANUARY 1991 – REVISED JANUARY 1997

recommended operating conditions (see Note 3)

		SN54ABT534		SN74ABT534A		UNIT
		MAX		MIN	MAX	
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current	–24		–32		mA
I _{OL}	Low-level output current	48		64		mA
Δt/Δv	Input transition rise or fall rate	5		5		ns/V
T _A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T _A = 25°C			SN54ABT534		SN74ABT534A		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = –18 mA			–1.2		–1.2		–1.2	V
V _{OH}	V _{CC} = 4.5 V, I _{OH} = –3 mA	2.5			2.5		2.5		V
	V _{CC} = 5 V, I _{OH} = –3 mA	3			3		3		
	V _{CC} = 4.5 V			2	2				
				2*			2		
V _{OL}	V _{CC} = 4.5 V			0.55	0.55				V
				0.55*			0.55		
V _{hys}			100						mV
I _I	V _{CC} = 5.5 V, V _I = V _{CC} or GND			±1		±1		±1	μA
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			10‡		10‡		10‡	μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V			–10‡		–10‡		–10‡	μA
I _{off}	V _{CC} = 0, V _I or V _O ≤ 4.5 V			±100				±100	μA
I _{CEX}	V _{CC} = 5.5 V, V _O = 5.5 V			50		50		50	μA
I _O §	V _{CC} = 5.5 V, V _O = 2.5 V	–50	–100	–180‡	–50	–180‡	–50	–180‡	mA
I _{CC}	V _{CC} = 5.5 V, I _O = 0, V _I = V _{CC} or GND			1		250		250	μA
				24		30		30	mA
				0.5		250		250	μA
ΔI _{CC} ¶	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND			1.5		1.5		1.5	mA
C _i	V _I = 2.5 V or 0.5 V			3.5					pF
C _O	V _O = 2.5 V or 0.5 V			6.5					pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

† All typical values are at V_{CC} = 5 V.

‡ This data sheet limit may vary among suppliers.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54ABT534, SN74ABT534A

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCBS187F – JANUARY 1991 – REVISED JANUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			SN54ABT534		UNIT		
			V _{CC} = 5 V, T _A = 25°C			MIN	MAX
			MIN	MAX			
f _{clock}	Clock frequency		125	125	MHz		
t _w	Pulse duration	CLK high or low	3.5	3.5	ns		
t _{su}	Setup time, data before CLK↑	High or low	1.6	1.6	ns		
t _h	Hold time, data after CLK↑	High or low	1.6	1.6	ns		

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			SN74ABT534A		UNIT		
			V _{CC} = 5 V, T _A = 25°C			MIN	MAX
			MIN	MAX			
f _{clock}	Clock frequency		125	125	MHz		
t _w	Pulse duration	CLK high or low	3.5	3.5	ns		
t _{su}	Setup time, data before CLK↑	High or low	1.6	1.6	ns		
t _h	Hold time, data after CLK↑	High or low	2†	2†	ns		

$\uparrow$ This data sheet limit may vary among suppliers.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ABT534					UNIT
			V _{CC} = 5 V, T _A = 25°C			MIN	MAX	
			MIN	TYP	MAX			
f _{max}			125	175		125		MHz
t _{PLH}	CLK	$\overline{Q}$	2.6	4.5	6.1	2.6	7	ns
t _{PHL}			3.4	5.5	6.7	3.4	7.9	
t _{PZH}	$\overline{OE}$	$\overline{Q}$	1	3.4	5.2	1	5.8	ns
t _{PZL}			2.6	4	5.8	2.6	7	
t _{PHZ}	$\overline{OE}$	$\overline{Q}$	2.4	4.7	6.6	2.4	7.6	ns
t _{PLZ}			2.3	3.8	5.8	2.3	6.8	

SN54ABT534, SN74ABT534A
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS187F – JANUARY 1991 – REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74ABT534A					UNIT
			V _{CC} = 5 V, T _A = 25°C			MIN	MAX	
			MIN	TYP	MAX			
f _{max}			125	175		125		MHz
t _{PLH}	CLK	$\overline{Q}$	2.6	4.5	5.9	2.6	6.7	ns
t _{PHL}			3.4	5.5	6.7	3.4	7.6	
t _{PZH}	$\overline{OE}$	$\overline{Q}$	1	3.4	4.2	1	5	ns
t _{PZL}			2.6	4	5.8	2.6	6.8	
t _{PHZ}	$\overline{OE}$	$\overline{Q}$	2.4	4.7	6.6	2.4	7.3	ns
t _{PLZ}			2.3	3.8	5.8	2.3	6.5	

SN54ABT534, SN74ABT534A

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCBS187F – JANUARY 1991 – REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	7 V
t_{PHZ}/t_{PZH}	Open




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [SAMPLES](#) | [APPLICATION NOTES](#) | [USER GUIDES](#) | [MORE LITERATURE](#)

PRODUCT SUPPORT: [TRAINING](#)

SN74ABT534A, Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs
DEVICE STATUS: ACTIVE

PARAMETER NAME	SN74ABT534A
Voltage Nodes (V)	5
Vcc range (V)	4.5 to 5.5
Input Level	TTL
Output Level	TTL
Output Drive (mA)	-32/64
No. of Outputs	8
Static Current	15.12
th (ns)	2.0
tpd max (ns)	7.9
tsu (ns)	1.6
Logic	Inv

FEATURES

[▲Back to Top](#)

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical VOLP (Output Ground Bounce) < 1 V at VCC = 5 V, TA = 25°C
- High-Drive Outputs (-32-mA IOH, 64-mA IOL)
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Plastic (N) and Ceramic (J) DIPs, and Ceramic Flat (W) Package

EPIC-IIB is a trademark of Texas Instruments Incorporated.

DESCRIPTION

[▲Back to Top](#)

These 8-bit flip-flops with 3-state outputs are designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK), the Q\ outputs are set to the complement of the logic levels set up at the data (D) inputs.

A buffered output-enable ($\overline{OE}$) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{OE}$ does not affect the internal operations of the flip-flop. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{OE}$ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of

Product Folder: SN74ABT534A, Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs
the driver.

The SN54ABT534 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT534A is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

▲Back to Top

To view the following documents, [Acrobat Reader 4.0](#) is required.
To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

▲Back to Top

Full datasheet in Acrobat PDF: [sn74abt534a.pdf](#) (108 KB,Rev.F) (Updated: 01/01/1997)

APPLICATION NOTES

▲Back to Top

View Application Notes for [Digital Logic](#)

- [Advanced BiCMOS Technology \(ABT\) Logic Characterization Information \(Rev. B\)](#) (SCBA008B - Updated: 06/01/1997)
- [Advanced BiCMOS Technology \(ABT\) Logic Enables Optimal System Design \(Rev. A\)](#) (SCBA001A - Updated: 03/01/1997)
- [Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs \(Rev. A\)](#) (SCBA012A - Updated: 08/01/1997)
- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices \(Rev. A\)](#) (SCBA006A - Updated: 12/01/1996)
- [Implications of Slow or Floating CMOS Inputs \(Rev. C\)](#) (SCBA004C - Updated: 02/01/1998)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)
- [Power-Up 3-State \(PU3S\) Circuits in TI Standard Logic Devices](#) (SZZA033 - Updated: 05/10/2002)
- [Quad Flatpack No-Lead Logic Packages \(Rev. C\)](#) (SCBA017C - Updated: 11/22/2002)
- [TI IBIS File Creation, Validation, and Distribution Processes](#) (SZZA034 - Updated: 08/29/2002)
- [Understanding Advanced Bus-Interface Products Design Guide](#) (SCAA029, 253 KB - Updated: 05/01/1996)
- [Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh \(Rev. A\)](#) (SZZA036A - Updated: 02/27/2003)

MORE LITERATURE

▲Back to Top

- [Enhanced Plastic Portfolio Brochure](#) (SGZB004, 387 KB - Updated: 08/19/2002)
- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [MicroStar Junior BGA Design Summary](#) (SCET004, 167 KB - Updated: 07/28/2000)
- [Military Brief](#) (SGYN138, 803 KB - Updated: 10/10/2000)
- [Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet \(Rev. A\)](#) (SDYZ001A, 138 KB - Updated: 07/01/1996)
- [Palladium Lead Finish User's Manual](#) (SDYV001, 2041 KB - Updated: 11/01/1996)
- [QML Class V Space Products Military Brief \(Rev. A\)](#) (SGZN001A, 257 KB - Updated: 10/07/2002)

USER GUIDES

▲Back to Top

- [LOGIC Pocket Data Book](#) (SCYD013, 4837 KB - Updated: 12/05/2002)

SAMPLES

▲Back to Top

ORDERABLE DEVICE	PACKAGE INDUSTRY (TI)	PINS	TEMP (°C)	STATUS	PRODUCT CONTENT	SAMPLES
SN74ABT534ADBR	SSOP (DB)	20	-40 TO 85	ACTIVE	View Product Content	Request Samples
SN74ABT534ADW	SOIC (DW)	20	-40 TO 85	ACTIVE	View Product Content	Request Samples

SN74ABT534ADWR	SOIC (DW)	20	-40 TO 85	ACTIVE	View Product Content	Request Samples
SN74ABT534APWR	TSSOP (PW)	20	-40 TO 85	ACTIVE	View Product Content	Request Samples

PRICING / AVAILABILITY / PKG							▲Back to Top					
DEVICE INFORMATION Updated Daily							TI INVENTORY STATUS As Of 09:00 AM GMT, 17 Apr 2003			REPORTED DISTRIBUTOR INVENTORY As Of 09:00 AM GMT, 17 Apr 2003		
ORDERABLE DEVICE	STATUS	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
SN74ABT534ADBLE	OBSOLETE	SSOP (DB) 20	-40 TO 85	View Contents	1KU		0 *		Call **	None Reported View Distributors		
SN74ABT534ADBR	ACTIVE	SSOP (DB) 20	-40 TO 85	View Contents	1KU 0.77	2000	0 *	997 21 Apr	4 WKS	DigiKey Americas	> 1k	BUY NOW
								> 10k 08 May				
SN74ABT534ADW	ACTIVE	SOIC (DW) 20	-40 TO 85	View Contents	1KU 0.77	25	550 *	1314 21 Apr	4 WKS	DigiKey Americas	> 1k	BUY NOW
								> 10k 12 May		Avnet Americas	> 1k	BUY NOW
										Avnet-SILICA Europe	800	BUY NOW
										EBV Elektronik Europe	125	BUY NOW
SN74ABT534ADWR	ACTIVE	SOIC (DW) 20	-40 TO 85	View Contents	1KU 0.77	2000	0 *	1633 21 Apr	4 WKS	DigiKey Americas	920	BUY NOW
								> 10k 08 May				
SN74ABT534AN	ACTIVE	PDIP (N) 20	-40 TO 85	View Contents	1KU 0.77	20	5120 *		4 WKS	Arrow Americas	668	BUY NOW
SN74ABT534ANSR	ACTIVE	SOP (NS) 20		View Contents	1KU 2.20	2000	0 *	> 10k 05 May	4 WKS	None Reported View Distributors		
SN74ABT534APW	ACTIVE	TSSOP (PW) 20	-40 TO 85	View Contents	1KU 1.40	70	0 *	> 10k 08 May	4 WKS	None Reported View Distributors		
SN74ABT534APWLE	OBSOLETE	TSSOP (PW) 20	-40 TO 85	View Contents	1KU		0 *		Call **	None Reported View Distributors		
SN74ABT534APWR	ACTIVE	TSSOP (PW) 20	-40 TO 85	View Contents	1KU 0.77	2000	0 *	590 28 Apr	4 WKS	DigiKey Americas	> 1k	BUY NOW
								> 10k 08 May				

Table Data Updated on: 4/17/2003

