

- **DRAM: 131 072 Words × 8 Bits**
SAM: 256 × 8 Bits
- **Dual Port Accessibility — Simultaneous and Asynchronous Access From the DRAM and SAM Ports**
- **Bidirectional Data Transfer Function Between the DRAM and the Serial Data Register**
- **4 × 8-Block Write Feature for Fast Area Fill Operations. As Many as Four Memory Address Locations Written Per Cycle From an On-Chip Color Register**
- **Write-Per-Bit Feature for Selective Write to Each RAM I/O. Two Write-Per-Bit Modes to Simplify System Design**
- **Enhanced Page-Mode Operation for Faster Access**
- **CAS-before-RAS and Hidden Refresh Modes**
- **Long Refresh Period . . . Every 8 ms (Max)**
- **Up to 33 MHz Uninterrupted Serial Data Streams**
- **Split Serial Data Register for Simplified Realtime Register Reload**
- **3-State Serial I/Os Allow Easy Multiplexing of Video Data Streams**
- **256 Selectable Serial Register Starting Locations**
- **All Input/Outputs and Clocks TTL Compatible**
- **Performance Ranges:**

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ENABLE (MAX)	ACCESS TIME SERIAL DATA (MAX)	ACCESS TIME SERIAL ENABLE (MAX)
	t _a (R)	t _a (C)	t _a (SQ)	t _a (SE)
TMS48C121-80	80 ns	20 ns	25 ns	20 ns
TMS48C121-10	100 ns	25 ns	30 ns	20 ns
TMS48C121-12	120 ns	30 ns	35 ns	25 ns

- **Texas Instruments EPIC™ CMOS Process**

DZ Package
(Top View)

SC	1	40	V _{SS}
SDQ0	2	39	SDQ7
SDQ1	3	38	SDQ6
SDQ2	4	37	SDQ5
SDQ3	5	36	SDQ4
TRG	6	35	SE
DQ0	7	34	DQ7
DQ1	8	33	DQ6
DQ2	9	32	DQ5
DQ3	10	31	DQ4
V _{CC}	11	30	V _{SS}
W	12	29	DSF
NC	13	28	NC
RAS	14	27	CAS
NC	15	26	QSF
A8	16	25	A0
A6	17	24	A1
A5	18	23	A2
A4	19	22	A3
V _{CC}	20	21	A7

PIN NOMENCLATURE

A0-A8	Address Inputs
CAS	Column Enable
DQ0-DQ7	DRAM Data In-Out/Write Mask Bit
SE	Serial Enable
RAS	Row Enable
SC	Serial Data Clock
SDQ0-SDQ7	Serial Data In-Out
TRG	Transfer Register/Q Output Enable
W	Write Mask Select/Write Enable
DSF	Special Function Select
QSF	Split-Register Activity Status
V _{CC}	5-V Supply (TYP)
V _{SS}	Ground
NC	No External Connect

EPIC is a trademark of Texas Instruments Incorporated.

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



Copyright © 1990, Texas Instruments Incorporated

TMS48C121
131 072 BY 8-BIT
MULTIPORT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

description

The TMS48C121 multiport video RAM is a high-speed dual-ported memory device. It consists of a dynamic random-access memory (DRAM), organized as 131 072 words of 8-bits each interfaced to a serial data register, or Serial Access Memory (SAM), organized as 256 words of 8-bits each. The TMS48C121 supports three basic types of operation: random access to and from the DRAM, serial access to and from the serial register, and bidirectional transfer of data between any row in the DRAM and the serial register. Except during transfer operations, the TMS48C121 can be accessed simultaneously and asynchronously from the DRAM and SAM ports. During transfer operation, the 256 columns of the DRAM are connected to the 256 positions in the serial data register. The 256×8 -bit serial data register can be loaded from the memory row (transfer read) or else the contents of the 256×8 -bit serial data register can be written to the memory row (transfer write).

The TMS48C121 is equipped with several features designed to provide higher system-level bandwidth and simplify design integration on both the DRAM and SAM ports. On the DRAM port, greater pixel draw rates can be achieved by the device's 4×8 -Block Write mode. The Block Write mode allows eight bits of data present in an on-chip color data register to be written to any combination of four adjacent column address locations. As many as 32 bits of data can be written to memory during each $\overline{\text{CAS}}$ cycle time. Also on the DRAM port, a write mask or a write-per-bit allows masking any combination of the 8 input/outputs on any write cycle. The persistent write-per-bit feature uses a mask register which, once loaded, can be used on subsequent write cycles. The mask register eliminates having to provide mask data on every mask write cycle.

On the serial register, or SAM port, the TMS48C121 offers a split-register transfer read (DRAM to SAM) option that enables realtime register reload implementation for truly continuous serial data streams, without critical timing requirements. The register is divided into a high half and a low half. While one half is being read out of the SAM port, the other half can be loaded from the memory array. This new realtime register reload implementation allows truly continuous serial data. For applications not requiring realtime register reload (for example, reloads done during CRT retrace periods), the single-register mode of operation is retained to simplify system design. The SAM can also be configured in input mode, accepting serial data from an external device. Once the serial register within the SAM is loaded, its contents can be transferred to the corresponding column positions in any row in memory in a single memory cycle.

The SAM port is designed for maximum performance. Data can be input to or accessed from the SAM at serial rates up to 33 MHz. During the split-register mode of operation, internal circuitry detects when the last bit position is accessed from the active half of the register and immediately transfers control to the opposite half. A separate output, designated QSF, is included to indicate which half of the serial register is active at any given time in the split register mode.

All inputs, outputs, and clock signals on the TMS48C121 are compatible with Series 74 TTL. All address lines and data-in are latched on-chip to simplify system design. All data-outs are unlatched to allow greater system flexibility.

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row address setup, row address hold, and address multiplex is thus eliminated, and a memory cycle time reduction of up to $3 \times$ can be achieved, compared to minimum $\overline{\text{RAS}}$ cycle times. The maximum number of columns that may be accessed is determined by the maximum $\overline{\text{RAS}}$ low time and page-mode cycle time used. The TMS48C121 allows a full page (256 cycles) of information to be accessed in read, write, or read-modify-write mode during a single $\overline{\text{RAS}}$ low period using relatively conservative page-mode cycle times.

The TMS48C121 employs state-of-the-art Texas Instruments EPIC™ scaled-CMOS, double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The TMS48C121 is offered in a 40-pin small-outline J-lead package (DZ suffix) for direct surface mounting in rows on 400-mil (5,08-mm) centers.

The TMS48C121 and other Multiport Video RAMs are supported by a broad line of graphics processor and control devices from Texas Instruments, including the TMS34010 and TMS34020 Computer Video Products.



[illegible]

TMS48C121
131 072 BY 8-BIT
MULTIPORT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

Detailed Pin Description vs Operational Mode

PIN	DRAM	TRANSFER	SAM
A0-A8	Row, Column Address	Row, Tap Address	
CAS	Column Enable, DQ Output Enable	Tap Address Strobe	
DQ	DRAM Data I/O, Write Mask Bits		
DSF	Block Write Enable	Split Register Enable	
	Persistent Write-Per-Bit Enable	Alternate Write Transfer Enable	
	Color Register Load Enable		
RAS	Row Enable	Row Enable	
SE		Serial-In Mode Enable	Serial Enable
SC			Serial Clock
SDQ			Serial Data I/O
TRG	Q Output Enable	Transfer Enable	
W	Write Enable, Write-Per-Bit Select	Transfer Write Enable	
QSF			Split Register Active Status
NC	Not Connected to External V _{SS}		
V _{CC} [†]	5-V Supply		
V _{SS} [†]	Ground		

[†] For proper device operation, both V_{CC} pins must be connected to a 5-V supply and both V_{SS} pins must be tied to ground.

operation

random access operation

Refer to Table 1, Functional Truth Table, for Random Access and Transfer Operations. Random access operations are denoted by the designator "R" and transfer operations are denoted by a "T".

transfer register select and DQ enable ($\overline{\text{TRG}}$)

The $\overline{\text{TRG}}$ pin selects either register or random access operation as $\overline{\text{RAS}}$ falls. For the random access (DRAM) mode, $\overline{\text{TRG}}$ must be held high as $\overline{\text{RAS}}$ falls. Asserting $\overline{\text{TRG}}$ high as $\overline{\text{RAS}}$ falls causes the 256 storage elements of each data register to remain disconnected from the corresponding 256-bit lines of the memory array. (Asserting $\overline{\text{TRG}}$ low as $\overline{\text{RAS}}$ falls connects the 256-bit positions in the serial register to the bit lines and indicates that a transfer will occur between the data registers and the selected memory row. (See "Transfer Operation" for details.)

During random access operations, $\overline{\text{TRG}}$ also functions as an output enable for the random (Q) outputs. Whenever $\overline{\text{TRG}}$ is held high, the Q outputs are in the high-impedance state to prevent an overlap between the address and DRAM data. This organization allows the connection of the address lines to the data I/O lines but prohibits the use of the early write cycle. It also allows read-modify-write cycles to be performed by providing a three-state condition to the common I/O pins so that write data can be driven onto the pins after output read data has been externally latched.

address (A0 through A8)

Seventeen address bits are required to decode 1 of 131 072 storage cell locations. Nine row address bits are set up on pins A0 through A8 and latched onto the chip on the falling edge of $\overline{\text{RAS}}$. Then, eight column address bits are set up on pins A0 through A7 and latched onto the chip on the falling edge of $\overline{\text{CAS}}$. All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.

RAS and CAS address strobes and device control clocks

$\overline{RAS}$ is a control input that latches the states of the row address, $\overline{W}$, $\overline{TRG}$, $\overline{SE}$, $\overline{CAS}$, and DSF onto the chip to invoke the various DRAM and transfer functions of the TMS48C121. $\overline{RAS}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{CAS}$ is a control input that latches the states of the column address and DSF to control various DRAM and transfer functions. $\overline{CAS}$ also acts as an output enable for the DRAM output pins.

special function select (DSF)

The Special Function Select input is latched on the falling edges of $\overline{RAS}$ and $\overline{CAS}$, similarly to an address, and serves four functions. First, during write cycles DSF invokes persistent write-per-bit operation. If $\overline{TRG}$ is high, $\overline{W}$ is low, and DSF is low on the falling edge of $\overline{RAS}$, the write mask will be reloaded with the data present on the DQ pins. If DSF is high, the mask will not be reloaded but will retain the data from the last mask reload cycle.

Secondly, the DSF is used to change the internally stored write per bit mask register (or write mask) via the load write mask cycle. The data present on the DQ pins when $\overline{W}$ falls is written to the write mask rather than to the addressed memory location. See "Delayed Write Cycle Timing" and the accompanying "Write Cycle State Table" in the timing diagram section. Once the write mask is loaded, it can be used on subsequent masked write per bit cycles. This feature allows systems with a common address and data bus to use the write-per-bit feature, eliminating the time needed for multiplexing the write mask and input data on the data bus.

Third, the DSF is used to load an on-chip four-bit data, or "color," register via the Load Color Register cycle. The contents of this register can subsequently be written to any combination of four adjacent column memory locations using an 4 × 8-Block Write feature. The load color register cycle is performed using normal write cycle timing except that DSF is held high on the falling edges of $\overline{RAS}$ and $\overline{CAS}$. Once the color register is loaded, it retains data until power is lost or until another load register cycle is performed.

After loading the color register, the block write cycle can be enabled by holding DSF high on the falling edge of $\overline{CAS}$. During block write cycles, only the six most significant column addresses (A2-A7) are latched on the falling edge of $\overline{CAS}$. The two least significant addresses (A0-A1) are replaced by four DQ bits (DQ0, DQ1, DQ2, and DQ3), which are also latched on the later of $\overline{CAS}$ or $\overline{W}$ falling. These four bits are used as an address mask or column select and indicate which of the four column address locations addressed by A2-A7 will be written with the contents of the color register during the write cycle. DQ0 enables a write to column address A1 = 0 (A1 low), A0 = 0 (A0 low); DQ1 enables a write to column address A1 = 0 (A1 low), A0 = 1 (A0 high); DQ2 enables a write to column address A1 = 1 (A1 high), A0 = 0 (A0 low); and DQ3 enables a write to column address A1 = 1 (A1 high), A0 = 1 (A0 high). A high logic level enables a write and a low logic level disables the write. A maximum of 32 bits can be written to memory during each $\overline{CAS}$ cycle (see Figure 1, Block Write Diagram).

Fourth, the DSF pin is used to invoke the split register transfer and serial access operation described in the sections "Transfer Operation" and "Serial Operation."

TMS48C121
131 072 BY 8-BIT
MULTIPORT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990




Figure 1. Block Write Diagram

write enable, write-per-bit enable and persistent write-per-bit enable ($\overline{W}$)

The $\overline{W}$ pin enables data to be written to the DRAM and also is used to select the DRAM write-per-bit mode of operation. A logic high level on the $\overline{W}$ input selects the read mode and logic low level selects the write mode. In an Early Write cycle, $\overline{W}$ is brought low before $\overline{CAS}$ and the DRAM output pins (DQ) remain in the high-impedance state for the entire cycle. During DRAM write cycles, holding $\overline{W}$ low on the falling edge of $\overline{RAS}$ will invoke the write-per-bit operation. Two modes of write-per-bit operation are supported.

Case 1. If DSF is low on the falling edge of $\overline{RAS}$, the write mask is reloaded. Accordingly, a four-bit binary code (the write-per-bit mask) is input to the device via the random DQ pins and is latched on the falling edge of $\overline{RAS}$. The write-per-bit mask selects which of the four random I/Os are written and which are not. After $\overline{RAS}$ has latched the write mask on-chip, input data is driven onto the DQ pins and is latched on the falling edge of the later of $\overline{CAS}$ or $\overline{W}$. If a low was strobed into a particular I/O pin on the falling edge of $\overline{RAS}$, data will not be written to that I/O. If a high was strobed into a particular I/O pin on the falling edge of $\overline{RAS}$, data will be written to that I/O.

Case 2. If DSF is high on the falling edge of $\overline{RAS}$, the mask is not reloaded from the DQ pins but instead retains the value stored during the last write-per-bit mask reload. This mode of operation is known as *persistent write-per-bit*, since the write-per-bit mask is persistent over an arbitrary number of cycles.

See the corresponding timing diagrams for details. **IMPORTANT:** The write-per-bit operation is invoked only if $\overline{W}$ is held low on the falling edge of $\overline{RAS}$. If $\overline{W}$ is held high on the falling edge of $\overline{RAS}$, write-per-bit is not enabled and the write operation will be performed to all 8 inputs.

data I/O (DQ0-DQ7)

DRAM data is written during a write or read-modify-write cycle. The falling edge of $\overline{W}$ strobes into the on-chip data latches. In an early-write cycle, $\overline{W}$ is brought low prior to $\overline{CAS}$ and the data is strobed in by early $\overline{CAS}$ with data setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, $\overline{CAS}$ will already be low. Thus, the data will be strobed-in by $\overline{W}$ with data setup and hold times referenced to this signal.

The three-state output buffers provide direct TTL compatibility (no pull-up resistors) with a fanout of two Series 74 TTL loads. Data-out is the same polarity as data-in. The outputs are in the high-impedance (floating) state as long as $\overline{CAS}$ or $\overline{TRG}$ is held high. Data will not appear at the outputs until after both $\overline{CAS}$ and $\overline{TRG}$ have been brought low. Once the outputs are valid, they remain valid while $\overline{CAS}$ and $\overline{TRG}$ are low. $\overline{CAS}$ or $\overline{TRG}$ going high returns the outputs to a high-impedance state. In an early-write cycle, the outputs are always in the high-impedance state. In a register transfer operation (memory to register or register to memory), the outputs remain in the high-impedance state for the entire cycle.

refresh

A refresh operation must be performed to each row at least once every eight milliseconds to retain data. Since the output buffer is in the high-impedance state (unless $\overline{CAS}$ is applied), the $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 512 row addresses with $\overline{RAS}$ causes all bits in each row to be refreshed. $\overline{CAS}$ can remain high (inactive) for this refresh sequence to conserve power.

$\overline{CAS}$ -before- $\overline{RAS}$ refresh

$\overline{CAS}$ -before- $\overline{RAS}$ refresh is accomplished by bringing $\overline{CAS}$ low earlier than $\overline{RAS}$. The external row address is ignored and the refresh address is generated internally when using $\overline{CAS}$ -before- $\overline{RAS}$ refresh. 512 cycles must be performed within eight milliseconds, but not necessarily in succession. Other cycles may be performed in between $\overline{CAS}$ -before- $\overline{RAS}$ cycles without disturbing the internal address generation.

NC

The pins should be tied to system ground or left floating (no connection) for proper device operation.

IMPORTANT: NC is not connected internally to V_{SS} .

TMS48C121
131 072 BY 8-BIT
MULTIPOINT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

Table 1. Function Table

T Y P E†	RAS FALL						CAS FALL	ADDRESS		DQ0-DQ7		FUNCTION
	CAS	TRG	W‡	DSF	SE	DSF		RAS	CAS	RAS	CAS‡ W	
R	L	X§	X	X	X	X		X	X	X	X	CAS-before-RAS refresh
T	H	L	L	X	L	X		Row Addr	Tap Point	X	X	Register to memory transfer (Transfer Write)
T	H	L	L	H	X	X		Row Addr	Tap Point	X	X	Alternate transfer write (Independent of SE)
T	H	L	L	L	H	X		Refresh Addr	Tap Point	X	X	Serial write-mode enable (Pseudo-transfer write)
T	H	L	H	L	X	X		Row Addr	Tap Point	X	X	Memory to register transfer (Transfer read)
T	H	L	H	H	X	X		Row Addr	Tap Point	X	X	Split register transfer read (Must reload tap)
R	H	H	L	L	X	L		Row Addr	Col Addr	Write Mask	Valid Data	Load and use write mask, write data to DRAM
R	H	H	L	L	X	H		Row Addr	Col A2-A7	Write Mask	Addr Mask	Load and use write mask, block write to DRAM
R	H	H	L	H	X	L		Row Addr	Col Addr	X	Valid Data	Persistent write per bit, write data to DRAM
R	H	H	L	H	X	H		Row Addr	Col A2-A7	X	Addr Mask	Persistent write per bit, block write to DRAM
R	H	H	H	L	X	L		Row Addr	Col Addr	X	Valid Data	Normal DRAM read/write (Non masked)
R	H	H	H	L	X	H		Row Addr	Col A2-A7	X	Addr Mask	Block write to DRAM (Non masked)
R	H	H	H	H	X	L		Refresh Addr	X	X	Write Mask	Load write mask
R	H	H	H	H	X	H		Refresh Addr	X	X	Color Data	Load color register

† R = Random access operation; T = Transfer operation

‡ DQ0-DQ7 are latched on the later of W or CAS falling edge.

§ X = Don't care

¶ In persistent write-per-bit function, W must be high during the refresh cycle.

Addr Mask = H: Write to address/column location enabled (DQ0, DQ1, DQ2, DQ3).

Write Mask = H: Write to I/O enabled.



random port to serial port interface




Figure 1. Block Diagram Showing One Random and One Serial I/O Interface

random-address space to serial-address space mapping

The 256 bits in each of the eight data registers of the SAM are connected to the 256 column locations of each of the eight random I/Os. Data can be accessed in or out of the SAM starting at any of the 256 data bit locations. This start location is selected by addresses A0 through A7 on the falling edge of $\overline{\text{CAS}}$ during any transfer cycle. The SAM is accessed starting from the selected start address, proceeding from the lowest to the highest significant bits. After the most significant bit position (255) is accessed, the serial counter wraps around such that bit 0 is accessed on the next clock pulse. The selected start address is stored and used for all subsequent transfer cycles until $\overline{\text{CAS}}$ is again brought low during any transfer cycle. Thus, the start address can be set once and $\overline{\text{CAS}}$ held high during all subsequent transfer cycles and the start address point will not change regardless of data present on A0 through A7.

split-register mode random-address to serial-address space mapping

In split-register transfer operation, the serial-data register is split into halves, the low half containing bits 0 through 127 and the high half containing bits 128 through 255. When a split-register transfer cycle is performed, the "tap" address must be strobed in on the falling edge of $\overline{\text{CAS}}$. The most significant column address bit A7 determines which register half will be reloaded from the memory array. The seven remaining column address bits (A0-A6) are used to select the SAM starting location for the register half selected by A7.

To insure proper operation when using the split-register read transfer feature, a non-split register transfer must precede any split register sequence. The serial start address must be supplied for every split-register transfer. (See Split-Register Operating Sequence on page 8-123.)

TMS48C121
131 072 BY 8-BIT
MULTIPOINT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

transfer operations

The Serial Enable pin $\overline{SE}$ has two functions: first, it is latched on the falling edge of $\overline{RAS}$, with both $\overline{TRG}$ and $\overline{W}$ low to select one of the transfer functions. If $\overline{SE}$ is low during this transition, then a transfer write occurs. If $\overline{SE}$ is high as $\overline{RAS}$ falls and DSF is low, then a write mode control cycle is performed. The function of this cycle is to switch the SDQs from the output mode to the input mode, thus allowing data to be shifted into the data register.

NOTE: All transfer-write modes will switch the SDQs from the output mode to the input mode. All transfer read and serial mode enable (pseudo transfer write) operations will perform a memory refresh operation on the selected row.

As illustrated in Table 1, the TMS48C121 supports five basic modes of transfer operation:

1. Normal Write Transfer (SAM to DRAM)
2. Alternate Write Transfer (independent of the state of $\overline{SE}$)
3. Pseudo Write Transfer (Switches serial port from serial out mode to serial in mode. No actual data transfer takes place between the DRAM and the SAM.)
4. Normal Read Transfer (Transfer entire contents of DRAM row to SAM)
5. Split-Register Read Transfer (Divides the SAM into a high and a low half. Only one half is transferred to the SAM while the other half is read from the serial I/O port.)

Note: All transfer write modes will switch the SDQ's from the output mode into the input mode.

transfer register select ($\overline{TRG}$)

Transfer operations between the memory array and the data registers are invoked by bringing $\overline{TRG}$ low before $\overline{RAS}$ falls. The states of $\overline{W}$, $\overline{SE}$, and DSF, which are also latched on the falling edge of $\overline{RAS}$, determine which transfer operation will be invoked.

During read transfer cycles, $\overline{TRG}$ going high causes the addressed row of data to be transferred into the data register. Although the previous data in the data register is overwritten, the last bit of data appearing at SDQ before $\overline{TRG}$ goes high will remain valid until the first positive transition of SC after $\overline{TRG}$ goes high. The data at SDQ will then switch to new data beginning from the selected start, or "tap" position.

transfer write enable ($\overline{W}$)

In the register-transfer mode, $\overline{W}$ determines whether a read or a write transfer will occur. To perform a write transfer, $\overline{W}$ and $\overline{SE}$ are held low as $\overline{RAS}$ falls except for alternate transfer-write. If $\overline{SE}$ is high during this transition, no transfer of data from the data register to the memory array occurs, but the SDQs are put into the input mode. This allows serial data to be input into the SAM. An alternative way to perform the transfer-write cycle is by holding DSF high on the falling edge of $\overline{RAS}$. In this way, the state of $\overline{SE}$ is a don't care as $\overline{RAS}$ falls. To perform a read transfer operation, $\overline{W}$ is held high and $\overline{SE}$ is a don't care as $\overline{RAS}$ falls. This cycle also puts the SDQs into the read mode, allowing data to be shifted out of the data register.

column enable ($\overline{CAS}$)

If $\overline{CAS}$ is brought low during a pseudo write transfer cycle, the address present on the pins A0 through A7 will become the new register start location. If $\overline{CAS}$ is held high during a pseudo write transfer cycle, the previous tap address will be retained from the last transfer cycle in which $\overline{CAS}$ went low to set the tap address.

address (A0 through A8)

Nine bits are required to select one of the 512 possible rows involved in the transfer of data to or from the data registers. The states of A0-A8 are latched on the falling edge of $\overline{RAS}$ to select one of 512 rows for the transfer operation.

To select one of the 256 positions in the SAM from which the first serial data will be accessed, the appropriate 8-bit column address (A0-A7) must be valid when $\overline{CAS}$ falls. However, the $\overline{CAS}$ and start (tap) position need not be supplied every cycle, only when changing to a different start position.



In the split-register transfer mode, the most significant column address bit (A7) selects which half of the register will be reloaded from the memory array. The remaining seven addresses (A0-A6) determine the register starting location for the register to be reloaded.

special function input (DSF)

In the read-transfer mode, holding DSF high on the falling edge of $\overline{\text{RAS}}$ selects the split-register mode transfer operation. This mode divides the serial data register into a high-order half and a low-order half; one active, and one inactive. When the cycle is initiated, a transfer occurs between the memory array and either the high-half or the low-half register, depending on the state of most significant column address bit (A7) that is strobed in on the falling edge of $\overline{\text{CAS}}$. If A7 is high, the transfer is to the high half of the register. If A7 is low, the transfer is to the low half of the register. Use of the split-register-mode read-transfer feature allows on-the-fly read transfer operation without synchronizing $\overline{\text{TRG}}$ to the serial clock.

In the write-transfer mode, holding DSF high on the falling edge of $\overline{\text{RAS}}$ permits use of an alternate mode of transfer write. This mode allows $\overline{\text{SE}}$ to be high on the falling edge of $\overline{\text{RAS}}$ without performing a pseudo write transfer, with the serial port disabled during the entire transfer write cycle.

serial clock (SC)

Data (SDQ) is accessed in or out of the data registers on the rising edge of SC. The TMS48C121 is designed to work with a wide range of clock duty cycles to simplify system design. Since the data registers comprising the SAM are of static design, there are no SAM refresh requirements and there is no minimum SC clock operating frequency.

serial data input/output (SDQ0-SDQ7)

SD and SQ share a common I/O pin. Data is input to the device when $\overline{\text{SE}}$ is low during a write mode and data is output from the device when $\overline{\text{SE}}$ is low during read mode. The data in the SAM will be accessed in the direction from least significant bit to the most significant bit. The data registers operate modulo 256. Thus, after bit 255 is accessed, the next bits to be accessed will be bits 00, 01, 02, and so on.

serial enable ($\overline{\text{SE}}$)

During serial access operations, $\overline{\text{SE}}$ is used as an SDQ enable/disable. In the write mode, $\overline{\text{SE}}$ is used as an input enable. $\overline{\text{SE}}$ high disables the input and $\overline{\text{SE}}$ low enables the input. To take the device out of the write mode and into the read mode, a transfer read cycle must be performed. The read mode allows data to be accessed from the data register. While in the read mode, $\overline{\text{SE}}$ high disables the output and $\overline{\text{SE}}$ low enables the output.

IMPORTANT: While $\overline{\text{SE}}$ is held high, the serial clock is not disabled. Thus, external SC pulses will increment the internal serial address counter regardless of the state of $\overline{\text{SE}}$. This ungated serial clock scheme minimizes access time of serial output from $\overline{\text{SE}}$ low since the serial clock input buffer and the serial address counter are not disabled by $\overline{\text{SE}}$.

split-register active-status output (QSF)

During the split-register mode of serial access operation, QSF indicates which half of the serial register in the SAM is being accessed. If QSF is low, the serial address pointer is accessing the lower (least significant) 128 bits of the SAM. If QSF is high, the pointer is accessing the higher (most significant) 128 bits of the SAM. QSF changes state upon crossing the boundary between the two register halves.

power-up

To achieve proper device operation, an initial pause of 200 μs is required after power-up, followed by a minimum of eight $\overline{\text{RAS}}$ cycles or eight $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ cycles, a memory to register transfer cycle, and two SC cycles.

TMS48C121
131 072 BY 8-BIT
MULTIPOINT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

absolute maximum ratings over operating free-air temperature†

Voltage on any pin except DQ and SDQ (see Note 1)	– 1 V to 7 V
Voltage on DQ and SDQ (see Note 1)	– 1 V to 6.5 V
Voltage range on V _{CC} (see Note 1)	– 1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	– 65°C to 150°C

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

	MIN	NOM	MAX	UNIT
V _{CC} Supply voltage	4.5	5	5.5	V
V _{SS} Supply voltage		0		V
V _{IH} High-level input voltage	2.4		6.5	V
V _{IL} Low-level input voltage (see Note 2)	– 1		0.8	V
T _A Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions

PARAMETER	TEST CONDITIONS	SAM PORT	TMS48C121-80		TMS48C121-10		TMS48C121-12		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
V _{OH} High-level output voltage	I _{OH} = – 2 mA		2.4		2.4		2.4		V
V _{OL} Low-level output voltage	I _{OL} = 2 mA			0.4		0.4		0.4	V
I _I Input current (leakage)	V _I = 0 to 5.8, V _{CC} = 5.5 All other pins at 0 to V _{CC}			±10		±10		±10	µA
I _O Output leakage current (see Note 3)	V _O = 0 to V _{CC} , V _{CC} = 5.5 V			±10		±10		±10	µA
I _{CC1} Operating current, t _c (RW) = minimum		Standby		100		80		70	mA
I _{CC1A} Operating current, t _c (SC) = minimum		Active		120		95		85	
I _{CC2} Standby current, All clocks = V _{CC}		Standby		10		10		10	
I _{CC2A} Standby current, t _c (SC) = minimum		Active		35		35		30	
I _{CC3} RAS-only refresh current, t _c (RW) = minimum		Standby		100		80		70	
I _{CC3A} RAS-only refresh current, t _c (SC) = minimum		Active		120		95		85	
I _{CC4} Page-mode current, t _c (P) = minimum		Standby		55		45		40	
I _{CC4A} Page-mode current, t _a (SC) = minimum		Active		65		55		50	
I _{CC5} CAS-before-RAS current, t _c (RW) = minimum		Standby		100		80		70	
I _{CC5A} CAS-before-RAS current, t _c (SC) = minimum		Active		120		95		85	
I _{CC6} Data transfer current, t _c (RW) = minimum		Standby		100		80		70	
I _{CC6A} Data transfer current, t _c (SC) = minimum		Active		120		95		85	

NOTE 3: SE is disabled for SDQ output leakage tests.

ADVANCE INFORMATION



TMS48C121
131 072 BY 8-BIT
MULTIPORT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1$ MHz (see Note 4)

PARAMETER		MIN	MAX	UNIT
$C_{i(A)}$	Input capacitance, address inputs		6	pF
$C_{i(RC)}$	Input capacitance, strobe inputs		7	pF
$C_{i(W)}$	Input capacitance, write enable input		7	pF
$C_{i(SC)}$	Input capacitance, serial clock		7	pF
$C_{i(SE)}$	Input capacitance, serial enable		7	pF
$C_{i(DSF)}$	Input capacitance, special function		7	pF
$C_{i(TRG)}$	Input capacitance, transfer register input		7	pF
$C_{o(O)}$	Output capacitance, SDQ and DQ		7	pF
$C_{o(QSF)}$	Output capacitance, QSF		10	pF

NOTE 4: V_{CC} equal to $5\text{ V} \pm 0.5\text{ V}$ and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

PARAMETER		TEST CONDITIONS	ALT. SYMBOL	TMS48C121-80		TMS48C121-10		TMS48C121-12		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
t _{a(C)}	Access time from CAS	t _d (RLCL) = Max	t _{CAC}		20		25		30	ns
t _{a(CA)}	Access time from column address	t _d (RLCL) = Max	t _{AA}		40		50		60	ns
t _{a(CP)}	Access time from CAS high	t _d (RLCL) = Max	t _{CPA}		45		55		65	ns
t _{a(R)}	Access time from RAS	t _d (RLCL) = Max	t _{RAC}		80		100		120	ns
t _{a(G)}	Access time of Q from TRG low		t _{OEA}		20		25		30	ns
t _{a(SQ)}	Access time of SQ from SC high	C _L = 30 pF	t _{SCA}		25		30		35	ns
t _{a(SE)}	Access time of SQ from SE low	C _L = 30 pF	t _{SEA}		20		20		25	ns
t _{a(QSF)}	Access time of QSF from SC low	C _L = 30 pF			60		60		60	ns
t _{dis(CH)}	Random output disable time from CAS high (see Note 6)	C _L = 30 pF	t _{OFF}	0	20	0	20	0	20	ns
t _{dis(G)}	Random output disable time from TRG high (see Note 6)	C _L = 30 pF	t _{OEZ}	0	20	0	20	0	20	ns
t _{dis(SE)}	Serial output disable time from SE high (see Note 6)	C _L = 30 pF	t _{SEZ}	0	20	0	20	0	20	ns

NOTES: 5. Switching times for RAM port output are measured with a load equivalent to 1 TTL load and 100 pF. Data out reference level: $V_{OH}/V_{OL} = 2.4\text{ V}/0.8\text{ V}$. Switching times for SAM port output are measured with a load equivalent to 1 TTL load and 30 pF. Serial data out reference level: $V_{OH}/V_{OL} = 2\text{ V}/0.8\text{ V}$.

6. $t_{dis(CH)}$, $t_{dis(G)}$, and $t_{dis(SE)}$ are specified when the output is no longer driven.

ADVANCE INFORMATION



TMS48C121
131 072 BY 8-BIT
MULTIPOINT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

timing requirements over recommended ranges of supply voltage and operating free-air temperature†

	ALT. SYMBOL	TMS48C121-80		TMS48C121-10		TMS48C121-12		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_{c(rd)}$ Read cycle time (see Note 7)	t_{RC}	160		180		210		ns
$t_{c(W)}$ Write cycle time	t_{WC}	160		180		210		ns
$t_{c(rdW)}$ Read-modify-write cycle time	t_{RMW}	215		240		280		ns
$t_{c(P)}$ Page-mode read, write cycle time	t_{PC}	50		60		70		ns
$t_{c(RDWP)}$ Page-mode read-modify-write cycle time	t_{PRMW}	90		105		125		ns
$t_{c(TRD)}$ Transfer read cycle time	t_{RC}	160		180		210		ns
$t_{c(TW)}$ Transfer write cycle time	t_{WC}	160		180		210		ns
$t_{c(SC)}$ Serial clock cycle time	t_{SCC}	30		30		35		ns
$t_w(CH)$ Pulse duration, $\overline{CAS}$	t_{CPN}	10		10		15		ns
$t_w(CL)$ Pulse duration, $\overline{CAS}$ low (see Note 8)	t_{CAS}	20	75 000	25	75 000	30	75 000	ns
$t_w(RH)$ Pulse duration, $\overline{RAS}$ high	t_{RP}	70		70		80		ns
$t_w(RL)$ Pulse duration, $\overline{RAS}$ low (see Note 9)	t_{RAS}	80	75 000	100	75 000	120	75 000	ns
$t_w(WL)$ Pulse duration, $\overline{W}$ low	t_{WP}	15		25		25		ns
$t_w(TRG)$ Pulse duration, $\overline{TRG}$ low		20		25		30		ns
$t_w(SCH)$ Pulse duration, SC high	t_{SC}	10		10		12		ns
$t_w(SCL)$ Pulse duration, SC low	t_{SCP}	10		10		12		ns
$t_{su}(CA)$ Column address setup time	t_{ASC}	0		0		0		ns
$t_{su}(SFC)$ DSF setup time before $\overline{CAS}$ low	t_{FSC}	0		0		0		ns
$t_{su}(RA)$ Row address setup time	t_{ASR}	0		0		0		ns
$t_{su}(WMR)$ $\overline{W}$ setup time before $\overline{RAS}$ low	t_{WSR}	0		0		0		ns
$t_{su}(DQR)$ DQ setup time before $\overline{RAS}$ low	t_{MS}	0		0		0		ns
$t_{su}(TRG)$ $\overline{TRG}$ setup time before $\overline{RAS}$ low	t_{THS}	0		0		0		ns
$t_{su}(SE)$ $\overline{SE}$ setup time before $\overline{RAS}$ low	t_{ESR}	0		0		0		ns
$t_{su}(SFR)$ DSF setup time before $\overline{RAS}$ low	t_{FSR}	0		0		0		ns
$t_{su}(DCL)$ Data setup time before $\overline{CAS}$ low	t_{DSC}	0		0		0		ns
$t_{su}(DWL)$ Data setup time before $\overline{W}$ low	t_{DSW}	0		0		0		ns
$t_{su}(rd)$ Read command setup time	t_{RCS}	0		0		0		ns
$t_{su}(WCL)$ Early write command setup time before $\overline{CAS}$ low	t_{WCS}	0		0		0		ns
$t_{su}(WCH)$ Write setup time before $\overline{CAS}$ high	t_{CWL}	20		25		30		ns
$t_{su}(WRH)$ Write setup time before $\overline{RAS}$ high with $\overline{TRG} = \overline{W} = \text{low}$	t_{RWL}	20		25		30		ns
$t_{su}(SDS)$ SD setup time before SC high	t_{SDS}	3		3		3		ns
$t_h(CLCA)$ Column address hold time after $\overline{CAS}$ low	t_{CAH}	20		20		20		ns
$t_h(SFC)$ DSF hold time after $\overline{CAS}$ low	t_{CFH}	20		20		20		ns
$t_h(RA)$ Row address hold time after $\overline{RAS}$ low	t_{RAH}	15		15		15		ns
$t_h(TRG)$ $\overline{TRG}$ hold time after $\overline{RAS}$ low	t_{THH}	15		15		15		ns
$t_h(SE)$ $\overline{SE}$ hold time after $\overline{RAS}$ low with $\overline{TRG} = \overline{W} = \text{low}$	t_{REH}	15		15		15		ns
$t_h(RWM)$ Write mask, transfer enable hold time after $\overline{RAS}$ low	t_{RWH}	15		15		15		ns

Continued next page.

† Timing measurements are referenced to V_{IL} max and V_{IH} min.

NOTES: 7. All cycle times assume $t_t = 5$ ns.

8. In a read-modify-write cycle, $t_d(CLWL)$ and $t_{su}(WCH)$ must be observed. Depending on the user's transition times, this may require additional $\overline{CAS}$ low time [$t_w(CL)$].
9. In a read-modify-write cycle, $t_d(RLWL)$ and $t_{su}(WRH)$ must be observed. Depending on the user's transition times, this may require additional $\overline{RAS}$ low time [$t_w(RL)$].

ADVANCE INFORMATION



TMS48C121
131 072 BY 8-BIT
MULTIPORT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)[†]

			ALT. SYMBOL	TMS48C121-80		TMS48C121-10		TMS48C121-12		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
t _h (RDQ)	DQ hold time after $\overline{\text{RAS}}$ low (write mask operation)		t _{MH}	15		15		15		ns
t _h (SFR)	DSF hold time after $\overline{\text{RAS}}$ low		t _{RFH}	15		15		15		ns
t _h (RLCA)	Column-address hold time after $\overline{\text{RAS}}$ low (see Note 9)		t _{AR}	45		45		45		ns
t _h (CLD)	Data hold time after $\overline{\text{CAS}}$ low		t _{DH}	20		25		25		ns
t _h (RLD)	Data hold time after $\overline{\text{RAS}}$ low (see Note 10)		t _{DHR}	45		50		50		ns
t _h (WLD)	Data hold time after $\overline{\text{W}}$ low		t _{DH}	20		25		25		ns
t _h (CHrd)	Read hold time after $\overline{\text{CAS}}$ (see Note 11)		t _{RCH}	0		0		0		ns
t _h (RHrd)	Read hold time after $\overline{\text{RAS}}$ (see Note 11)		t _{RRH}	10		10		10		ns
t _h (CLW)	Write hold time after $\overline{\text{CAS}}$ low		t _{WCH}	15		25		30		ns
t _h (RLW)	Write hold time after $\overline{\text{RAS}}$ low (see Note 10)		t _{WCR}	45		50		55		ns
t _h (WLG)	$\overline{\text{TRG}}$ hold time after $\overline{\text{W}}$ low (see Note 12)		t _{OEh}	20		25		30		ns
t _h (SDS)	SD hold time after SC high		t _{SDH}	5		5		5		ns
t _h (SHSQ)	SQ hold time after SC high		t _{SOH}	5		5		5		ns
t _d (RLCH)	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high		t _{CSH}	80		100		120		ns
t _d (CHRL)	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low		t _{CRP}	0		0		0		ns
t _d (CLRH)	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high		t _{RSH}	25		25		30		ns
t _d (CLWL)	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (see Notes 13 and 14)		t _{CWD}	45		55		65		ns
t _d (RLCL)	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (see Notes 15 and 16)		t _{RCD}	20	60	25	75	25	90	ns
t _d (CARH)	Delay time, column address to $\overline{\text{RAS}}$ high		t _{RAL}	40		50		60		ns
t _d (RLWL)	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (see Note 13)		t _{RWD}	110		130		155		ns
t _d (CAWL)	Delay time, column address to $\overline{\text{W}}$ low (see Note 13)		t _{AWD}	75		85		100		ns
t _d (RLCH)	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high (see Note 17)		t _{CHR}	20		25		25		ns
t _d (CLRL)	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low (see Note 17)		t _{CSR}	10		10		10		ns
t _d (RHCL)	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low (see Note 17)		t _{RPC}	5		5		5		ns
t _d (CLGH)	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{TRG}}$ high		t _{CTH}	20		25		35		ns
t _d (GHD)	Delay time, $\overline{\text{TRG}}$ high before data applied at DQ		t _{OED}	25		30		30		ns
t _d (RLTH)	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{TRG}}$ high (see Notes 18 and 19)	Early load	t _{RTH}	t _h (TRG)		t _h (TRG)		t _h (TRG)		ns
		Mid-line real-time load		65		70		80		

Continued next page.

[†] Timing measurements are referenced to V_{IL} max and V_{IH} min.

NOTES: 9. In a read-modify-write cycle, $t_d(\text{RLWL})$ and $t_{\text{su}}(\text{WRH})$ must be observed. Depending on the user's transition times, this may require additional $\overline{\text{RAS}}$ low time [$t_w(\text{RL})$].

10. The minimum value is measured when $t_d(\text{RLCL})$ is set to $t_d(\text{RLCL})$ min as a reference.

11. Either $t_h(\text{RHrd})$ or $t_h(\text{CHrd})$ must be satisfied for a read cycle.

12. Output-enable-controlled write. Output remains in the high-impedance state for the entire cycle.

13. Read-modify-write operation only.

14. $\overline{\text{TRG}}$ must disable the output buffers prior to applying data to the DQ pins.

15. Read cycles only.

16. The maximum value is specified only to guarantee $\overline{\text{RAS}}$ access time.

17. CAS-before-RAS refresh operation only.

18. $\overline{\text{TRG}}$ may be brought high "early" when real time memory to register data transfer is not required, provided that the $t_h(\text{TRG})$, $t_d(\text{SCTR})$, and $t_d(\text{RLSH})$ specifications are met.

19. Memory to register (read) transfer cycles only.

ADVANCE INFORMATION



TMS48C121
131 072 BY 8-BIT
MULTIPORT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)[†]

	ALT. SYMBOL	TMS48C121-80		TMS48C121-10		TMS48C121-12		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_d(\text{RLSH})$ Delay time, $\overline{\text{RAS}}$ low to first SC high after $\overline{\text{TRG}}$ high (see Note 19)	t_{RSD}	85		95		105		ns
$t_d(\text{CLSH})$ Delay time, $\overline{\text{CAS}}$ low to first SC high after $\overline{\text{TRG}}$ high (see Note 19)	t_{CSD}	35		40		45		ns
$t_d(\text{SCTR})$ Delay time, SC high to $\overline{\text{TRG}}$ high (see Notes 19 and 20)	t_{TSL}	10		15		15		ns
$t_d(\text{THRH})$ Delay time, $\overline{\text{TRG}}$ high to $\overline{\text{RAS}}$ high (see Note 19)	t_{TRD}	- 10		- 10		- 10		ns
$t_d(\text{SCRL})$ Delay time, SC high to $\overline{\text{RAS}}$ low with $\overline{\text{TRG}} = \overline{\text{W}}$ = low (see Notes 21 and 22)	t_{SRS}	10		10		10		ns
$t_d(\text{SCSE})$ Delay time, SC high to $\overline{\text{SE}}$ high in serial input mode		15		20		20		ns
$t_d(\text{RHSC})$ Delay time, $\overline{\text{RAS}}$ high to SC high (see Note 22)	t_{SRD}	20		30		30		ns
$t_d(\text{THRL})$ Delay time, $\overline{\text{TRG}}$ high to $\overline{\text{RAS}}$ low (see Note 23)	t_{TRP}	$t_w(\text{RH})$		$t_w(\text{RH})$		$t_w(\text{RH})$		ns
$t_d(\text{THSC})$ Delay time, $\overline{\text{TRG}}$ high to SC high (see Note 23)	t_{TSD}	20		25		40		ns
$t_d(\text{SESC})$ Delay time, $\overline{\text{SE}}$ low to SC high (see Note 24)	t_{SWS}	10		15		15		ns
$t_d(\text{RHMS})$ Delay time, $\overline{\text{RAS}}$ high to last (most significant) rising edge of SC before boundary switch during split read transfer cycles		20		25		30		ns
$t_d(\text{TPRL})$ Delay time, first (TAP) rising edge of SC after boundary switch to $\overline{\text{RAS}}$ low during split read transfer cycles		20		25		25		ns
$t_{\text{rf}}(\text{MA})$ Refresh time interval, memory	t_{REF}		8		8		8	ms
t_t Transition time	t_t	3	50	3	50	3	50	ns

[†] Timing measurements are referenced to V_{IL} max and V_{IH} min.

NOTES: 19. Memory to register (read) transfer cycles only.

20. In a transfer read cycle, the state of SC when $\overline{\text{TRG}}$ rises is a Don't Care condition. However, to guarantee proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when $\overline{\text{TRG}}$ goes high.

21. In a transfer write cycle, the state of SC when $\overline{\text{RAS}}$ falls is a Don't Care condition. However, to guarantee proper sequencing of the internal clock circuitry, there can be no positive transitions of SC for at least 10 ns prior to when $\overline{\text{RAS}}$ goes low.

22. Register to memory (write) transfer cycles only.


23. Memory to register (read) and register to memory (write) transfer cycles only.

24. Serial data-in cycles only.

ADVANCE INFORMATION



read cycle timing




ADVANCE INFORMATION

TMS48C121
131 072 BY 8-BIT
MULTIPORT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990


early write cycle timing



NOTE 25: See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".

ADVANCE INFORMATION

delayed write cycle timing



NOTE 25: See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".

ADVANCE INFORMATION

TMS48C121
131 072 BY 8-BIT
MULTIPOINT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990


write cycle state table

CYCLE	STATE				
	1	2	3	4	5
Write mask load/use, write DQs to I/Os	L	L	L	Write Mask	Valid Data
Write mask load/use, block write	L	H	L	Write Mask	Addr Mask
Use previous write mask, write DQs to I/Os	H	L	L	Don't Care	Valid Data
Use previous write mask, block write	H	H	L	Don't Care	Addr Mask
Load write mask on later of W fall and CAS fall	H	L	H	Don't Care	Write Mask
Load color register on later of W fall and CAS fall	H	H	H	Don't Care	Color Data
Write mask disabled, block write to all I/Os	L	H	H	Don't Care	Addr Mask
Normal early or late write operation	L	L	H	Don't Care	Valid Data

ADVANCE INFORMATION



read-write/read-modify-write cycle timing




NOTE 26: See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5". Same logic as delayed write cycle.

ADVANCE INFORMATION

TMS48C121
131 072 BY 8-BIT
MULTIPORT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

enhanced page-mode read cycle timing




[†] Access time is $t_a(\text{CP})$ or $t_a(\text{CA})$ dependent.

[‡] Output may go from the high-impedance state to an invalid data state prior to the specified access time.

NOTE 27: A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edge of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the desired write mode (normal, block write, etc.)

ADVANCE INFORMATION

enhanced page-mode write cycle timing



† Referenced to $\overline{\text{CAS}}$ or $\overline{\text{W}}$, whichever occurs last.

NOTES: 25. See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5".

28. A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. $\overline{\text{TRG}}$ must remain high throughout the entire page-mode operation if the late write features is used, to guarantee page-mode cycle time. If the early write cycle timing is used, the state of $\overline{\text{TRG}}$ is a Don't Care after the minimum period $t_h(\text{TRG})$ from the falling edge of RAS.

ADVANCE INFORMATION

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990


The timing diagram illustrates the relationship between several signals and their associated timing parameters:

- RAS**: Row Address Strobe. Parameters include $t_w(RL)$ (total row latency), $t_d(RLCH)$ (row latency to column hit), $t_c(RDWP)$ (row delay to write precharge), $t_d(RLCL)$ (row latency to column latch), $t_w(RH)$ (row hit to write precharge), and $t_d(CHRL)$ (column hit to row latch).
- CAS**: Column Address Strobe. Parameters include $t_w(CL)$ (column latch to write precharge) and $t_w(CH)$ (column hit to write precharge).
- A0-A8**: Address bus. Parameters include $t_{su}(RA)$ (row address setup), $t_h(RA)$ (row address hold), $t_{su}(CA)$ (column address setup), $t_h(CA)$ (column address hold), $t_h(RLCA)$ (row latch to column address), and $t_h(CLCA)$ (column latch to column address).
- DSF**: Data Strobe. Parameters include $t_h(SFR)$ (data strobe to first row), $t_{su}(SFR)$ (data strobe setup to first row), $t_h(SFC)$ (data strobe to first column), $t_{su}(SFC)$ (data strobe setup to first column), and $t_h(SFC)$ (data strobe to first column).
- W**: Write Enable. Parameters include $t_{su}(rd)$ (write enable setup to read), $t_{su}(WMR)$ (write enable setup to write mask), $t_h(RWM)$ (write enable hold to write mask), $t_d(CLWL)$ (write enable delay to column latch), $t_d(CAWL)$ (write enable delay to column address), $t_d(RLWL)$ (write enable delay to row latch), $t_w(WL)$ (write enable to write precharge), $t_{su}(WCH)$ (write enable setup to write precharge), and $t_{su}(WRH)$ (write enable setup to write precharge).
- DQ**: Data Bus. Parameters include $t_h(TRG)$ (data strobe to data), $t_{su}(DQR)$ (data strobe setup to data), $t_h(RDQ)$ (data strobe to data), $t_{su}(DWL)$ (data strobe setup to data), $t_h(WLD)$ (data strobe to data), $t_a(C)^{\dagger}$ (data access time), $t_a(CA)^{\dagger}$ (data access time to column address), $t_a(G)$ (data access time to data), $t_a(R)$ (data access time to data), $t_d(GHD)$ (data delay to data), and $t_{dis}(G)$ (data delay to data).
- TRG**: Data Strobe. Parameters include $t_{su}(rd)$ (data strobe setup to read), $t_{su}(WMR)$ (data strobe setup to write mask), $t_h(RWM)$ (data strobe hold to write mask), $t_d(CLWL)$ (data strobe delay to column latch), $t_d(CAWL)$ (data strobe delay to column address), $t_d(RLWL)$ (data strobe delay to row latch), $t_w(WL)$ (data strobe to write precharge), $t_{su}(WCH)$ (data strobe setup to write precharge), and $t_{su}(WRH)$ (data strobe setup to write precharge).

NOTES: 25. See "Write Cycle State Table" for the logic state of "1", "2", "3", "4", and "5"

ADVANCE INFORMATION

RAS-only refresh timing




NOTE 30: In persistent write-per-bit function, $\overline{W}$ must be high during the refresh cycle.

ADVANCE INFORMATION

TMS48C121
131 072 BY 8-BIT
MULTIPORT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

CAS-before-RAS refresh




NOTE 30: In persistent write-per-bit function, $\overline{W}$ must be high during the refresh cycle.

ADVANCE INFORMATION



hidden refresh cycle timing




ADVANCE INFORMATION

TMS48C121
131 072 BY 8-BIT
MULTIPORT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

write-mode control pseudo transfer timing

The write-mode control cycle is used to change the SDQs from the output mode to the input mode. This allows serial data to be written into the data register. The diagram below assumes that the device was originally in the serial read mode.




NOTES: 31. Random-mode Q outputs remain in the high-impedance state for the entire write-mode control.

32. $\overline{SE}$ must be high as $\overline{RAS}$ falls in order to perform a write-mode control cycle.

ADVANCE INFORMATION



data register to memory timing, serial input enabled



register transfer function table


FUNCTION	RAS FALL			
	TRG	W	DSF (1)	SE (3)
Register to memory transfer, serial input enabled	L	L	X	L
Register to memory transfer, alternate transfer write	L	L	H	X
Pseudo-transfer SDQ control	L	L	L	H
Memory to register transfer	L	H	L	X
Split register transfer	L	H	H	X

ADVANCE INFORMATION

TMS48C121
131 072 BY 8-BIT
MULTIPORT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990


alternate data register to memory timing



ADVANCE INFORMATION



memory to data register transfer timing



ADVANCE INFORMATION


NOTES: 33. Random mode (Q outputs) remain in the high-impedance state for the entire memory to data register transfer cycle. The memory to data register transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row. The data that is transferred into the data registers may be either shifted out or transferred back into another row.

34. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ enabled), thus allowing data to be shifted out of the registers. Also, the first bit to be read from the data register after TRG has gone high must be activated by a positive transition of SC.

TMS48C121
131 072 BY 8-BIT
MULTIPORT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990

split-register mode read transfer timing




NOTE 35: There must be a minimum of two SC clock cycle between any two split-register reload cycles, and between a transfer read cycle and a split-register cycle.

ADVANCE INFORMATION



split-register operating sequence



NOTES:36. In split register mode, data can be transferred from different rows to the low and high halves of the data register.

37. When enabling or disabling split register mode, $t_a(QSF)$ is measured from $\overline{RAS}$ low in the transfer cycle.


In order to achieve proper split-register operation, a normal read transfer should be performed before the first split-register transfer cycle. This is necessary to initialize the data register and the starting tap location. Serial access can then begin after the normal transfer cycle.

Before reaching the data register boundary, bit 127 or 255, the first split-register transfer to the inactive register half can be performed. When the serial counter reaches the data register boundary, it will be loaded with the tap location set on the previous split-register transfer cycle, with the next serial access continuing from that tap location. (See timing diagrams on pages 8-122 and 8-123.)

TMS48C121
131 072 BY 8-BIT
MULTIPORT VIDEO RAM

SMVS121A — APRIL 1989 — REVISED NOVEMBER 1990


serial data-in timing



The Serial Data-in cycle is used to input serial data into the data registers. Before data can be written into the data registers via SD, the device must be put into the write mode by performing a write mode control (pseudo-transfer) cycle or any other transfer write cycle. A transfer read cycle is the only cycle that will take the serial port (SAM) out of the write mode and put it into the read mode, thus disabling the input data. Data will be written starting at the location specified by the input address loaded on the previous transfer cycle.

While accessing data in the serial data registers, the state of $\overline{\text{TRG}}$ is a Don't Care as long as $\overline{\text{TRG}}$ is held high when $\overline{\text{RAS}}$ goes low to prevent data transfers between memory and data registers.

serial data-out timing



NOTE 38: While reading data through the serial data register, the state of $\overline{\text{TRG}}$ is a Don't Care as long as $\overline{\text{TRG}}$ is held high when $\overline{\text{RAS}}$ goes low. This is to avoid the initiation of a register to memory to register data transfer operation.

The Serial Data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer read cycle. Any transfer write cycles occurring between the transfer read cycle and the subsequent shifting out of data will take the device out of the read mode and put it in the write mode, thus not allowing the reading of data.

ADVANCE INFORMATION

